61 for (tc = 0; tc < tc_count; tc++) {
101 for (tc = 0; tc < tc_count; tc++) {
127 u32 credit_refill = 0;
152 credit_refill = refill[i];
187 u32 reg, max_credits;
191 for (i = 0; i < 128; i++) {
198 max_credits = max[i];
200 reg |= (
u32)(refill[i]);
297 u32 i, j, fcrtl, reg;
329 for (i = 0; i <= max_tc; i++) {
333 if ((map[j] == i) && (pfc_en & (1 << j))) {
388 bool vt_mode =
false;
390 if (dcb_config != NULL) {
395 if (!((tc_count == 8 && vt_mode ==
false) || tc_count == 4))
398 if (tc_count == 8 && vt_mode ==
false) {
406 for (i = 0; i < 32; i++) {
407 reg = 0x01010101 * (i / 4);
419 for (i = 0; i < 32; i++) {
438 }
else if (tc_count == 4 && vt_mode ==
false) {
446 for (i = 0; i < 32; i++) {
452 reg = 0x01010101 * (i / 8);
464 for (i = 0; i < 32; i++) {
475 }
else if (tc_count == 4 && vt_mode ==
true) {
484 for (i = 0; i < 32; i++)
494 for (i = 0; i < 32; i++)
526 reg = (reg & ~IXGBE_MRQC_MRQE_MASK) |
532 reg = (reg & ~IXGBE_MRQC_MRQE_MASK) |
541 reg = (reg & ~IXGBE_MRQC_MRQE_MASK) |
548 reg = (reg & ~IXGBE_MRQC_MRQE_MASK) |
551 reg = (reg & ~IXGBE_MRQC_MRQE_MASK) |
568 for (q = 0; q < 128; q++)
574 reg &= ~IXGBE_RTTDCS_ARBDIS;
#define IXGBE_DCB_MAX_USER_PRIORITY
@ ixgbe_dcb_tsa_group_strict_cee
s32 ixgbe_dcb_config_tx_desc_arbiter_82599(struct ixgbe_hw *hw, u16 *refill, u16 *max, u8 *bwg_id, u8 *tsa)
s32 ixgbe_dcb_config_tc_stats_82599(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config)
s32 ixgbe_dcb_config_82599(struct ixgbe_hw *hw, struct ixgbe_dcb_config *dcb_config)
s32 ixgbe_dcb_hw_config_82599(struct ixgbe_hw *hw, int link_speed, u16 *refill, u16 *max, u8 *bwg_id, u8 *tsa, u8 *map)
s32 ixgbe_dcb_get_tc_stats_82599(struct ixgbe_hw *hw, struct ixgbe_hw_stats *stats, u8 tc_count)
s32 ixgbe_dcb_get_pfc_stats_82599(struct ixgbe_hw *hw, struct ixgbe_hw_stats *stats, u8 tc_count)
s32 ixgbe_dcb_config_tx_data_arbiter_82599(struct ixgbe_hw *hw, u16 *refill, u16 *max, u8 *bwg_id, u8 *tsa, u8 *map)
s32 ixgbe_dcb_config_rx_arbiter_82599(struct ixgbe_hw *hw, u16 *refill, u16 *max, u8 *bwg_id, u8 *tsa, u8 *map)
s32 ixgbe_dcb_config_pfc_82599(struct ixgbe_hw *hw, u8 pfc_en, u8 *map)
#define IXGBE_RTTPCS_ARBDIS
#define IXGBE_RTTPT2C_BWG_SHIFT
#define IXGBE_RTTPT2C_MCL_SHIFT
#define IXGBE_RTTPT2C_GSP
#define IXGBE_RTTDT2C_BWG_SHIFT
#define IXGBE_RTTPT2C_LSP
#define IXGBE_RTRPT4C_BWG_SHIFT
#define IXGBE_RTTDT2C_MCL_SHIFT
#define IXGBE_RTTPCS_TPPAC
#define IXGBE_RTTPCS_TPRM
#define IXGBE_RTTDT2C_LSP
#define IXGBE_RTTDT2C_GSP
#define IXGBE_RTTPCS_ARBD_SHIFT
#define IXGBE_RTRPT4C_MCL_SHIFT
#define IXGBE_RTRUP2TC_UP_SHIFT
#define IXGBE_RTTDCS_TDRM
#define IXGBE_RTTDCS_TDPAC
#define IXGBE_RTTUP2TC_UP_SHIFT
#define IXGBE_RTRPT4C_LSP
#define IXGBE_RTRPCS_ARBDIS
#define IXGBE_RTTPCS_ARBD_DCB
#define IXGBE_READ_REG(a, reg)
#define UNREFERENCED_1PARAMETER(_p)
#define IXGBE_WRITE_REG(a, reg, val)
#define IXGBE_RTRPT4C(_i)
#define IXGBE_MTQC_VT_ENA
#define IXGBE_MFLCN_RPFCE_MASK
#define IXGBE_PXOFFTXC(_i)
#define IXGBE_RTTDT2C(_i)
#define IXGBE_DCB_MAX_TRAFFIC_CLASS
#define IXGBE_MRQC_VMDQRT4TCEN
#define IXGBE_FCRTH_82599(_i)
#define IXGBE_MTQC_8TC_8TQ
#define IXGBE_RXPBSIZE(_i)
#define IXGBE_MFLCN_RPFCE
#define IXGBE_MTQC_4TC_4TQ
#define IXGBE_RTTDCS_ARBDIS
#define IXGBE_MTQC_RT_ENA
#define IXGBE_SECTXMINIFG
#define IXGBE_MRQC_RTRSS4TCEN
#define IXGBE_MFLCN_RPFCE_SHIFT
#define IXGBE_MRQC_RTRSS8TCEN
#define IXGBE_QDE_IDX_SHIFT
#define IXGBE_PXOFFRXCNT(_i)
#define IXGBE_MRQC_RT4TCEN
#define IXGBE_MRQC_MRQE_MASK
#define IXGBE_FCCFG_TFCE_PRIORITY
#define IXGBE_MRQC_RT8TCEN
#define IXGBE_FCRTL_82599(_i)
#define IXGBE_RTTPT2C(_i)
struct ixgbe_dcb_num_tcs num_tcs
u32 low_water[IXGBE_DCB_MAX_TRAFFIC_CLASS]
u32 high_water[IXGBE_DCB_MAX_TRAFFIC_CLASS]
struct ixgbe_mac_info mac