36#ifndef _E1000_82575_H_
37#define _E1000_82575_H_
39#define ID_LED_DEFAULT_82575_SERDES ((ID_LED_DEF1_DEF2 << 12) | \
40 (ID_LED_DEF1_DEF2 << 8) | \
41 (ID_LED_DEF1_DEF2 << 4) | \
53#define E1000_RAR_ENTRIES_82575 16
54#define E1000_RAR_ENTRIES_82576 24
55#define E1000_RAR_ENTRIES_82580 24
56#define E1000_RAR_ENTRIES_I350 32
57#define E1000_SW_SYNCH_MB 0x00000100
58#define E1000_STAT_DEV_RST_SET 0x00100000
82#define E1000_TXD_DTYP_ADV_C 0x2
83#define E1000_TXD_DTYP_ADV_D 0x3
84#define E1000_ADV_TXD_CMD_DEXT 0x20
85#define E1000_ADV_TUCMD_IPV4 0x2
86#define E1000_ADV_TUCMD_IPV6 0x0
87#define E1000_ADV_TUCMD_L4T_UDP 0x0
88#define E1000_ADV_TUCMD_L4T_TCP 0x4
89#define E1000_ADV_TUCMD_MKRREQ 0x10
90#define E1000_ADV_DCMD_EOP 0x1
91#define E1000_ADV_DCMD_IFCS 0x2
92#define E1000_ADV_DCMD_RS 0x8
93#define E1000_ADV_DCMD_VLE 0x40
94#define E1000_ADV_DCMD_TSE 0x80
96#define E1000_CTRL_EXT_NSICR 0x00000001
124#define E1000_SRRCTL_BSIZEPKT_SHIFT 10
125#define E1000_SRRCTL_BSIZEHDRSIZE_MASK 0x00000F00
126#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT 2
127#define E1000_SRRCTL_DESCTYPE_LEGACY 0x00000000
128#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
129#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT 0x04000000
130#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
131#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION 0x06000000
132#define E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000
133#define E1000_SRRCTL_DESCTYPE_MASK 0x0E000000
134#define E1000_SRRCTL_TIMESTAMP 0x40000000
135#define E1000_SRRCTL_DROP_EN 0x80000000
137#define E1000_SRRCTL_BSIZEPKT_MASK 0x0000007F
138#define E1000_SRRCTL_BSIZEHDR_MASK 0x00003F00
140#define E1000_TX_HEAD_WB_ENABLE 0x1
141#define E1000_TX_SEQNUM_WB_ENABLE 0x2
143#define E1000_MRQC_ENABLE_RSS_MQ 0x00000002
144#define E1000_MRQC_ENABLE_VMDQ 0x00000003
145#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q 0x00000005
146#define E1000_MRQC_RSS_FIELD_IPV4_UDP 0x00400000
147#define E1000_MRQC_RSS_FIELD_IPV6_UDP 0x00800000
148#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX 0x01000000
150#define E1000_VMRCTL_MIRROR_PORT_SHIFT 8
151#define E1000_VMRCTL_MIRROR_DSTPORT_MASK (7 << \
152 E1000_VMRCTL_MIRROR_PORT_SHIFT)
153#define E1000_VMRCTL_POOL_MIRROR_ENABLE (1 << 0)
154#define E1000_VMRCTL_UPLINK_MIRROR_ENABLE (1 << 1)
155#define E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE (1 << 2)
157#define E1000_EICR_TX_QUEUE ( \
158 E1000_EICR_TX_QUEUE0 | \
159 E1000_EICR_TX_QUEUE1 | \
160 E1000_EICR_TX_QUEUE2 | \
161 E1000_EICR_TX_QUEUE3)
163#define E1000_EICR_RX_QUEUE ( \
164 E1000_EICR_RX_QUEUE0 | \
165 E1000_EICR_RX_QUEUE1 | \
166 E1000_EICR_RX_QUEUE2 | \
167 E1000_EICR_RX_QUEUE3)
169#define E1000_EIMS_RX_QUEUE E1000_EICR_RX_QUEUE
170#define E1000_EIMS_TX_QUEUE E1000_EICR_TX_QUEUE
172#define EIMS_ENABLE_MASK ( \
173 E1000_EIMS_RX_QUEUE | \
174 E1000_EIMS_TX_QUEUE | \
175 E1000_EIMS_TCP_TIMER | \
179#define E1000_IMIR_PORT_IM_EN 0x00010000
180#define E1000_IMIR_PORT_BP 0x00020000
181#define E1000_IMIREXT_CTRL_URG 0x00002000
182#define E1000_IMIREXT_CTRL_ACK 0x00004000
183#define E1000_IMIREXT_CTRL_PSH 0x00008000
184#define E1000_IMIREXT_CTRL_RST 0x00010000
185#define E1000_IMIREXT_CTRL_SYN 0x00020000
186#define E1000_IMIREXT_CTRL_FIN 0x00040000
188#define E1000_RXDADV_RSSTYPE_MASK 0x0000000F
189#define E1000_RXDADV_RSSTYPE_SHIFT 12
190#define E1000_RXDADV_HDRBUFLEN_MASK 0x7FE0
191#define E1000_RXDADV_HDRBUFLEN_SHIFT 5
192#define E1000_RXDADV_SPLITHEADER_EN 0x00001000
193#define E1000_RXDADV_SPH 0x8000
194#define E1000_RXDADV_STAT_TS 0x10000
195#define E1000_RXDADV_ERR_HBO 0x00800000
198#define E1000_RXDADV_RSSTYPE_NONE 0x00000000
199#define E1000_RXDADV_RSSTYPE_IPV4_TCP 0x00000001
200#define E1000_RXDADV_RSSTYPE_IPV4 0x00000002
201#define E1000_RXDADV_RSSTYPE_IPV6_TCP 0x00000003
202#define E1000_RXDADV_RSSTYPE_IPV6_EX 0x00000004
203#define E1000_RXDADV_RSSTYPE_IPV6 0x00000005
204#define E1000_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006
205#define E1000_RXDADV_RSSTYPE_IPV4_UDP 0x00000007
206#define E1000_RXDADV_RSSTYPE_IPV6_UDP 0x00000008
207#define E1000_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009
210#define E1000_RXDADV_PKTTYPE_ILMASK 0x000000F0
211#define E1000_RXDADV_PKTTYPE_TLMASK 0x00000F00
212#define E1000_RXDADV_PKTTYPE_NONE 0x00000000
213#define E1000_RXDADV_PKTTYPE_IPV4 0x00000010
214#define E1000_RXDADV_PKTTYPE_IPV4_EX 0x00000020
215#define E1000_RXDADV_PKTTYPE_IPV6 0x00000040
216#define E1000_RXDADV_PKTTYPE_IPV6_EX 0x00000080
217#define E1000_RXDADV_PKTTYPE_TCP 0x00000100
218#define E1000_RXDADV_PKTTYPE_UDP 0x00000200
219#define E1000_RXDADV_PKTTYPE_SCTP 0x00000400
220#define E1000_RXDADV_PKTTYPE_NFS 0x00000800
222#define E1000_RXDADV_PKTTYPE_IPSEC_ESP 0x00001000
223#define E1000_RXDADV_PKTTYPE_IPSEC_AH 0x00002000
224#define E1000_RXDADV_PKTTYPE_LINKSEC 0x00004000
225#define E1000_RXDADV_PKTTYPE_ETQF 0x00008000
226#define E1000_RXDADV_PKTTYPE_ETQF_MASK 0x00000070
227#define E1000_RXDADV_PKTTYPE_ETQF_SHIFT 4
231#define E1000_RXDADV_LNKSEC_STATUS_SECP 0x00020000
232#define E1000_RXDADV_LNKSEC_ERROR_BIT_MASK 0x18000000
233#define E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH 0x08000000
234#define E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR 0x10000000
235#define E1000_RXDADV_LNKSEC_ERROR_BAD_SIG 0x18000000
237#define E1000_RXDADV_IPSEC_STATUS_SECP 0x00020000
238#define E1000_RXDADV_IPSEC_ERROR_BIT_MASK 0x18000000
239#define E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL 0x08000000
240#define E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH 0x10000000
241#define E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED 0x18000000
244#define E1000_ADVTXD_DTYP_CTXT 0x00200000
245#define E1000_ADVTXD_DTYP_DATA 0x00300000
246#define E1000_ADVTXD_DCMD_EOP 0x01000000
247#define E1000_ADVTXD_DCMD_IFCS 0x02000000
248#define E1000_ADVTXD_DCMD_RS 0x08000000
249#define E1000_ADVTXD_DCMD_DDTYP_ISCSI 0x10000000
250#define E1000_ADVTXD_DCMD_DEXT 0x20000000
251#define E1000_ADVTXD_DCMD_VLE 0x40000000
252#define E1000_ADVTXD_DCMD_TSE 0x80000000
253#define E1000_ADVTXD_MAC_LINKSEC 0x00040000
254#define E1000_ADVTXD_MAC_TSTAMP 0x00080000
255#define E1000_ADVTXD_STAT_SN_CRC 0x00000002
256#define E1000_ADVTXD_IDX_SHIFT 4
257#define E1000_ADVTXD_POPTS_ISCO_1ST 0x00000000
258#define E1000_ADVTXD_POPTS_ISCO_MDL 0x00000800
259#define E1000_ADVTXD_POPTS_ISCO_LAST 0x00001000
261#define E1000_ADVTXD_POPTS_ISCO_FULL 0x00001800
262#define E1000_ADVTXD_POPTS_IPSEC 0x00000400
263#define E1000_ADVTXD_PAYLEN_SHIFT 14
266#define E1000_TXDCTL_QUEUE_ENABLE 0x02000000
267#define E1000_TXDCTL_SWFLSH 0x04000000
269#define E1000_TXDCTL_PRIORITY 0x08000000
272#define E1000_RXDCTL_QUEUE_ENABLE 0x02000000
273#define E1000_RXDCTL_SWFLSH 0x04000000
276#define E1000_DCA_CTRL_DCA_ENABLE 0x00000000
277#define E1000_DCA_CTRL_DCA_DISABLE 0x00000001
279#define E1000_DCA_CTRL_DCA_MODE_CB1 0x00
280#define E1000_DCA_CTRL_DCA_MODE_CB2 0x02
282#define E1000_DCA_RXCTRL_CPUID_MASK 0x0000001F
283#define E1000_DCA_RXCTRL_DESC_DCA_EN (1 << 5)
284#define E1000_DCA_RXCTRL_HEAD_DCA_EN (1 << 6)
285#define E1000_DCA_RXCTRL_DATA_DCA_EN (1 << 7)
286#define E1000_DCA_RXCTRL_DESC_RRO_EN (1 << 9)
288#define E1000_DCA_TXCTRL_CPUID_MASK 0x0000001F
289#define E1000_DCA_TXCTRL_DESC_DCA_EN (1 << 5)
290#define E1000_DCA_TXCTRL_DESC_RRO_EN (1 << 9)
291#define E1000_DCA_TXCTRL_TX_WB_RO_EN (1 << 11)
292#define E1000_DCA_TXCTRL_DATA_RRO_EN (1 << 13)
294#define E1000_DCA_TXCTRL_CPUID_MASK_82576 0xFF000000
295#define E1000_DCA_RXCTRL_CPUID_MASK_82576 0xFF000000
296#define E1000_DCA_TXCTRL_CPUID_SHIFT_82576 24
297#define E1000_DCA_RXCTRL_CPUID_SHIFT_82576 24
300#define E1000_ICR_LSECPNS 0x00000020
301#define E1000_IMS_LSECPNS E1000_ICR_LSECPNS
302#define E1000_ICS_LSECPNS E1000_ICR_LSECPNS
312#define E1000_ETQF_FILTER_EAPOL 0
314#define E1000_FTQF_MASK_SOURCE_ADDR_BP 0x20000000
315#define E1000_FTQF_MASK_DEST_ADDR_BP 0x40000000
316#define E1000_FTQF_MASK_SOURCE_PORT_BP 0x80000000
318#define E1000_NVM_APME_82575 0x0400
321#define E1000_DTXSWC_MAC_SPOOF_MASK 0x000000FF
322#define E1000_DTXSWC_VLAN_SPOOF_MASK 0x0000FF00
323#define E1000_DTXSWC_LLE_MASK 0x00FF0000
324#define E1000_DTXSWC_VLAN_SPOOF_SHIFT 8
325#define E1000_DTXSWC_LLE_SHIFT 16
326#define E1000_DTXSWC_VMDQ_LOOPBACK_EN (1U << 31)
329#define E1000_VT_CTL_DEFAULT_POOL_SHIFT 7
330#define E1000_VT_CTL_DEFAULT_POOL_MASK (0x7 << E1000_VT_CTL_DEFAULT_POOL_SHIFT)
333#define E1000_VT_CTL_IGNORE_MAC (1 << 28)
334#define E1000_VT_CTL_DISABLE_DEF_POOL (1 << 29)
335#define E1000_VT_CTL_VM_REPL_EN (1 << 30)
338#define E1000_VMOLR_RLPML_MASK 0x00003FFF
339#define E1000_VMOLR_LPE 0x00010000
340#define E1000_VMOLR_RSSE 0x00020000
341#define E1000_VMOLR_AUPE 0x01000000
342#define E1000_VMOLR_ROMPE 0x02000000
343#define E1000_VMOLR_ROPE 0x04000000
344#define E1000_VMOLR_BAM 0x08000000
345#define E1000_VMOLR_MPME 0x10000000
346#define E1000_VMOLR_STRVLAN 0x40000000
347#define E1000_VMOLR_STRCRC 0x80000000
349#define E1000_VMOLR_VPE 0x00800000
350#define E1000_VMOLR_UPE 0x20000000
351#define E1000_DVMOLR_HIDVLAN 0x20000000
352#define E1000_DVMOLR_STRVLAN 0x40000000
353#define E1000_DVMOLR_STRCRC 0x80000000
355#define E1000_PBRWAC_WALPB 0x00000007
356#define E1000_PBRWAC_PBE 0x00000008
358#define E1000_VLVF_ARRAY_SIZE 32
359#define E1000_VLVF_VLANID_MASK 0x00000FFF
360#define E1000_VLVF_POOLSEL_SHIFT 12
361#define E1000_VLVF_POOLSEL_MASK (0xFF << E1000_VLVF_POOLSEL_SHIFT)
362#define E1000_VLVF_LVLAN 0x00100000
363#define E1000_VLVF_VLANID_ENABLE 0x80000000
365#define E1000_VMVIR_VLANA_DEFAULT 0x40000000
366#define E1000_VMVIR_VLANA_NEVER 0x80000000
368#define E1000_VF_INIT_TIMEOUT 200
370#define E1000_IOVCTL 0x05BBC
371#define E1000_IOVCTL_REUSE_VFQ 0x00000001
373#define E1000_RPLOLR_STRVLAN 0x40000000
374#define E1000_RPLOLR_STRCRC 0x80000000
376#define E1000_TCTL_EXT_COLD 0x000FFC00
377#define E1000_TCTL_EXT_COLD_SHIFT 10
379#define E1000_DTXCTL_8023LL 0x0004
380#define E1000_DTXCTL_VLAN_ADDED 0x0008
381#define E1000_DTXCTL_OOS_ENABLE 0x0010
382#define E1000_DTXCTL_MDP_EN 0x0020
383#define E1000_DTXCTL_SPOOF_INT 0x0040
385#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT (1 << 14)
387#define ALL_QUEUES 0xFFFF
393#define E1000_RXPBS_SIZE_MASK_82576 0x0000007F
419#define E1000_I2C_T_HD_STA 4
420#define E1000_I2C_T_LOW 5
421#define E1000_I2C_T_HIGH 4
422#define E1000_I2C_T_SU_STA 5
423#define E1000_I2C_T_HD_DATA 5
424#define E1000_I2C_T_SU_DATA 1
425#define E1000_I2C_T_RISE 1
426#define E1000_I2C_T_FALL 1
427#define E1000_I2C_T_SU_STO 4
428#define E1000_I2C_T_BUF 5
432 u8 dev_addr,
u8 *data);
434 u8 dev_addr,
u8 data);
@ e1000_num_promisc_types
@ e1000_promisc_multicast
s32 e1000_init_nvm_params_82575(struct e1000_hw *hw)
s32 e1000_promisc_set_vf(struct e1000_hw *, enum e1000_promisc_type type)
void e1000_vfta_set_vf(struct e1000_hw *, u16, bool)
void e1000_i2c_bus_clear(struct e1000_hw *hw)
void e1000_vmdq_set_loopback_pf(struct e1000_hw *hw, bool enable)
u16 e1000_rxpbs_adjust_82580(u32 data)
s32 e1000_read_emi_reg(struct e1000_hw *hw, u16 addr, u16 *data)
s32 e1000_set_eee_i350(struct e1000_hw *hw, bool adv1G, bool adv100M)
void e1000_rlpml_set_vf(struct e1000_hw *, u16)
s32 e1000_reset_init_script_82575(struct e1000_hw *hw)
void e1000_vmdq_set_anti_spoofing_pf(struct e1000_hw *hw, bool enable, int pf)
s32 e1000_get_eee_status_i354(struct e1000_hw *, bool *)
void e1000_vmdq_set_replication_pf(struct e1000_hw *hw, bool enable)
s32 e1000_initialize_M88E1512_phy(struct e1000_hw *hw)
s32 e1000_set_eee_i354(struct e1000_hw *hw, bool adv1G, bool adv100M)
void e1000_write_vfta_i350(struct e1000_hw *hw, u32 offset, u32 value)
s32 e1000_read_i2c_byte_generic(struct e1000_hw *hw, u8 byte_offset, u8 dev_addr, u8 *data)
s32 e1000_initialize_M88E1543_phy(struct e1000_hw *hw)
s32 e1000_write_i2c_byte_generic(struct e1000_hw *hw, u8 byte_offset, u8 dev_addr, u8 data)
s32 e1000_set_i2c_bb(struct e1000_hw *hw)
union e1000_adv_context_desc::@5 l4_setup
union e1000_adv_context_desc::@4 ip_setup
struct e1000_adv_context_desc::@4::@6 fields
union e1000_adv_data_desc::@0 lower
struct e1000_adv_data_desc::@0::@2 config
union e1000_adv_data_desc::@1 upper
struct e1000_adv_data_desc::@1::@3 options