32#define totalAdcDcOffsetIOddPhase(i) caldata[0][i].s
33#define totalAdcDcOffsetIEvenPhase(i) caldata[1][i].s
34#define totalAdcDcOffsetQOddPhase(i) caldata[2][i].s
35#define totalAdcDcOffsetQEvenPhase(i) caldata[3][i].s
44 cal->totalAdcDcOffsetIOddPhase(i) += (int32_t)
46 cal->totalAdcDcOffsetIEvenPhase(i) += (int32_t)
48 cal->totalAdcDcOffsetQOddPhase(i) += (int32_t)
50 cal->totalAdcDcOffsetQEvenPhase(i) += (int32_t)
54 "%d: Chn %d oddi=0x%08x; eveni=0x%08x; oddq=0x%08x; evenq=0x%08x;\n",
56 cal->totalAdcDcOffsetIOddPhase(i),
57 cal->totalAdcDcOffsetIEvenPhase(i),
58 cal->totalAdcDcOffsetQOddPhase(i),
59 cal->totalAdcDcOffsetQEvenPhase(i));
72 for (i = 0; i < numChains; i++) {
73 uint32_t iOddMeasOffset = cal->totalAdcDcOffsetIOddPhase(i);
74 uint32_t iEvenMeasOffset = cal->totalAdcDcOffsetIEvenPhase(i);
75 int32_t qOddMeasOffset = cal->totalAdcDcOffsetQOddPhase(i);
76 int32_t qEvenMeasOffset = cal->totalAdcDcOffsetQEvenPhase(i);
77 int32_t qDcMismatch, iDcMismatch;
81 "Starting ADC DC Offset Cal for Chain %d\n", i);
94 iDcMismatch = (((iEvenMeasOffset - iOddMeasOffset) * 2) /
96 qDcMismatch = (((qOddMeasOffset - qEvenMeasOffset) * 2) /
99 " dc_offset_mismatch_i = 0x%08x\n", iDcMismatch);
101 " dc_offset_mismatch_q = 0x%08x\n", qDcMismatch);
105 val |= (qDcMismatch << 12) | (iDcMismatch << 21);
109 "ADC DC Offset Cal done for Chain %d\n", i);
#define AR5416_MAX_CHAINS
#define OS_REG_SET_BIT(_a, _r, _f)
#define HALDEBUG(_ah, __m,...)
#define OS_REG_WRITE(_ah, _reg, _val)
#define OS_REG_READ(_ah, _reg)
void ar5416AdcDcCalCollect(struct ath_hal *ah)
void ar5416AdcDcCalibration(struct ath_hal *ah, uint8_t numChains)
#define AR_PHY_CAL_MEAS_2(_i)
#define AR_PHY_CAL_MEAS_1(_i)
#define AR_PHY_NEW_ADC_DC_OFFSET_CORR_ENABLE
#define AR_PHY_NEW_ADC_DC_GAIN_CORR(_i)
#define AR_PHY_CAL_MEAS_3(_i)
#define AR_PHY_CAL_MEAS_0(_i)
const HAL_PERCAL_DATA * calData