  % Handle batch mode
  % to overcome problems with too many open files
  \let\mypdfximage\pdfximage\def\pdfximage{\immediate\mypdfximage}
  % Set document class depending on configuration
  \documentclass[twoside]{book}
  %% moved from doxygen.sty due to workaround for LaTex 2019 version and unmaintained tabu package
  \usepackage{ifthen}
  \ifx\requestedLaTeXdate\undefined
    \usepackage{array}
  \else
    \usepackage{array}[=2016-10-06]
  \fi
  %%
  % Packages required by doxygen
  \usepackage{fixltx2e} % for \textsubscript
  \usepackage{doxygen}
  \usepackage{graphicx}
  \usepackage[utf8]{inputenc}
  \usepackage{makeidx}
  \PassOptionsToPackage{warn}{textcomp}
  \usepackage{textcomp}
  \usepackage[nointegrals]{wasysym}
  \usepackage{ifxetex}
  % NLS support packages
  % Define default fonts
  % Font selection
  \usepackage[T1]{fontenc}
  % set main and monospaced font
  \usepackage[scaled=.90]{helvet}
\usepackage{courier}
\renewcommand{\familydefault}{\sfdefault}
  \usepackage{sectsty}
  \allsectionsfont{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \renewcommand{\DoxyLabelFont}{%
    \fontseries{bc}\selectfont%
    \color{darkgray}%
  }
  \newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}
   % Arguments of doxygenemoji:
   % 1) ':<text>:' form of the emoji, already LaTeX-escaped
   % 2) file with the name of the emoji without the .png extension
   % in case image exist use this otherwise use the ':<text>:' form
   \newcommand{\doxygenemoji}[2]{%
     \IfFileExists{./#2.png}{\raisebox{-0.1em}{\includegraphics[height=0.9em]{./#2.png}}}{#1}%
   }
  % Page & text layout
  \usepackage{geometry}
  \geometry{%
    a4paper,%
    top=2.5cm,%
    bottom=2.5cm,%
    left=2.5cm,%
    right=2.5cm%
  }
  % Allow a bit of overflow to go unnoticed by other means
  \tolerance=750
  \hfuzz=15pt
  \hbadness=750
  \setlength{\emergencystretch}{15pt}
  \setlength{\parindent}{0cm}
  \newcommand{\doxynormalparskip}{\setlength{\parskip}{3ex plus 2ex minus 2ex}}
  \newcommand{\doxytocparskip}{\setlength{\parskip}{1ex plus 0ex minus 0ex}}
  \doxynormalparskip
  % Redefine paragraph/subparagraph environments, using sectsty fonts
  \makeatletter
  \renewcommand{\paragraph}{%
    \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@parafont%
    }%
  }
  \renewcommand{\subparagraph}{%
    \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
      \normalfont\normalsize\bfseries\SS@subparafont%
    }%
  }
  \makeatother
  \makeatletter
  \newcommand\hrulefilll{\leavevmode\leaders\hrule\hskip 0pt plus 1filll\kern\z@}
  \makeatother
  % Headers & footers
  \usepackage{fancyhdr}
  \pagestyle{fancyplain}
  \renewcommand{\footrulewidth}{0.4pt}
  \fancypagestyle{fancyplain}{
    \fancyhf{}
    \fancyhead[LE, RO]{\bfseries\thepage}
    \fancyhead[LO]{\bfseries\rightmark}
    \fancyhead[RE]{\bfseries\leftmark}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
  }
  \fancypagestyle{plain}{
    \fancyhf{}
    \fancyfoot[LO, RE]{\bfseries\scriptsize Generated by Doxygen }
    \renewcommand{\headrulewidth}{0pt}
  }
  \pagestyle{fancyplain}
  \renewcommand{\chaptermark}[1]{%
    \markboth{#1}{}%
  }
  \renewcommand{\sectionmark}[1]{%
    \markright{\thesection\ #1}%
  }
  % ToC, LoF, LoT, bibliography, and index
  % Indices & bibliography
  \usepackage{natbib}
  \usepackage[titles]{tocloft}
  \setcounter{tocdepth}{3}
  \setcounter{secnumdepth}{5}
  % creating indexes
  \makeindex
  \usepackage{newunicodechar}
  \newunicodechar{⁻}{${}^{-}$}% Superscript minus
  \newunicodechar{²}{${}^{2}$}% Superscript two
  \newunicodechar{³}{${}^{3}$}% Superscript three
  % Hyperlinks
    % Hyperlinks (required, but should be loaded last)
    \ifpdf
      \usepackage[pdftex,pagebackref=true]{hyperref}
    \else
      \ifxetex
        \usepackage[pagebackref=true]{hyperref}
      \else
        \usepackage[ps2pdf,pagebackref=true]{hyperref}
      \fi
    \fi
    \hypersetup{%
      colorlinks=true,%
      linkcolor=blue,%
      citecolor=blue,%
      unicode,%
      pdftitle=Free\+BSD kernel BXE device code,%
      pdfsubject=%
    }
  % Custom commands used by the header
  % Custom commands
  \newcommand{\clearemptydoublepage}{%
    \newpage{\pagestyle{empty}\cleardoublepage}%
  }
  % caption style definition
  \usepackage{caption}
  \captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}
  % in page table of contents
  \usepackage{etoc}
  \etocsettocstyle{\doxytocparskip}{\doxynormalparskip}
  % prevent numbers overlap the titles in toc
  \renewcommand{\numberline}[1]{#1~}
% End of preamble, now comes the document contents
%===== C O N T E N T S =====
\begin{document}
  \raggedbottom
  % Titlepage & ToC
    % To avoid duplicate page anchors due to reuse of same numbers for
    % the index (be it as roman numbers)
    \hypersetup{pageanchor=false,
                bookmarksnumbered=true,
                pdfencoding=unicode
               }
  \pagenumbering{alph}
  \begin{titlepage}
  \vspace*{7cm}
  \begin{center}%
  {\Large Free\+BSD kernel BXE device code}\\
  \vspace*{1cm}
  {\large Generated by Doxygen 1.9.3}\\
  \end{center}
  \end{titlepage}
  \clearemptydoublepage
  \pagenumbering{roman}
  \tableofcontents
  \clearemptydoublepage
  \pagenumbering{arabic}
  % re-enable anchors again
  \hypersetup{pageanchor=true}
%--- Begin generated contents ---
\chapter{Free\+BSD kernel BXE device code}
\label{index}\hypertarget{index}{}\input{index}
\chapter{Data Structure Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Data Structure Documentation}
\input{df/d1b/struct__ecore__list__entry__t}
\input{d0/dbf/structafex__stats}
\input{d9/df7/structafex__vif__list__ramrod__data}
\input{db/d12/structarb__line}
\input{d3/de1/structatten__sp__status__block}
\input{d5/de1/structattn__route}
\input{d7/d2c/structbdn__fc__npiv__cfg}
\input{d8/de0/structbdn__fc__npiv__tbl}
\input{d9/d6d/structbdn__npiv__settings}
\input{de/dc0/structbmac1__stats}
\input{d6/deb/structbmac2__stats}
\input{d2/dcf/structbxe__admin__priority__app__table}
\input{dd/d4e/structbxe__bar}
\input{d5/db1/structbxe__config__dcbx__params}
\input{dd/df3/structbxe__config__lldp__params}
\input{d6/d31/unionbxe__db__prod}
\input{d5/d2f/structbxe__dcbx__app__params}
\input{dd/dc4/structbxe__dcbx__cos__params}
\input{dd/d3d/structbxe__dcbx__params__get}
\input{d7/dbf/structbxe__dcbx__params__set}
\input{d1/d6c/structbxe__dcbx__pfc__params}
\input{d0/d57/structbxe__dcbx__pg__params}
\input{db/d37/structbxe__dcbx__port__params}
\input{d9/d8c/structbxe__dev__setting}
\input{d5/d85/structbxe__device__type}
\input{d1/d43/structbxe__devinfo}
\input{d3/d8d/structbxe__dma}
\input{d5/dd5/structbxe__drvinfo}
\input{d8/d65/structbxe__eeprom}
\input{d4/ded/structbxe__eth__q__stats}
\input{da/dd1/structbxe__eth__q__stats__old}
\input{dd/d33/structbxe__eth__stats}
\input{d3/d98/structbxe__eth__stats__old}
\input{d9/d0a/structbxe__fastpath}
\input{d1/d5d/structbxe__func__init__params}
\input{d7/db0/structbxe__fw__port__stats__old}
\input{d4/dd5/structbxe__fw__stats__data}
\input{d7/dd8/structbxe__fw__stats__req}
\input{d5/d23/structbxe__get__regs}
\input{df/d68/structbxe__grcdump}
\input{db/d58/unionbxe__host__hc__status__block}
\input{dc/dd9/structbxe__intr}
\input{d8/d65/structbxe__link__report__data}
\input{d7/d82/structbxe__lldp__params__get}
\input{dd/dd3/structbxe__mac__vals}
\input{d2/d68/structbxe__mf__info}
\input{d5/d24/structbxe__net__stats__old}
\input{d1/d30/structbxe__nvram__data}
\input{da/d8f/structbxe__pcicfg__rdw}
\input{dd/d4d/structbxe__perm__mac__addr}
\input{db/dbc/structbxe__port}
\input{da/d81/structbxe__prev__list__node}
\input{d6/d1e/structbxe__reg__rdw}
\input{d6/d1c/structbxe__set__addr__ctx}
\input{d2/de1/structbxe__slowpath}
\input{d5/d46/structbxe__softc}
\input{d2/dcf/structbxe__sp__objs}
\input{d9/da5/unionbxe__stats__show__data}
\input{dc/da9/structbxe__sw__rx__bd}
\input{d7/dac/structbxe__sw__tpa__info}
\input{d9/d29/structbxe__sw__tx__bd}
\input{d5/dfd/structc2s__pri__trans__table__entry}
\input{de/dc4/unioncdu__context}
\input{da/d70/structcfc__del__event__data}
\input{d1/d78/structclient__init__general__data}
\input{d2/d7f/structclient__init__ramrod__data}
\input{d3/d29/structclient__init__rx__data}
\input{d3/d4a/structclient__init__tx__data}
\input{d8/d8a/structclient__update__ramrod__data}
\input{db/d4e/structcmng__flags__per__port}
\input{d2/d57/structcmng__init}
\input{de/dec/structcmng__init__input}
\input{d0/dac/structcmng__struct__per__port}
\input{d6/ddf/structcmng__vnic}
\input{d6/db0/structcommon__fcoe__sgl}
\input{de/d6e/structcommon__ramrod__eth__rx__cqe}
\input{df/d9a/structcos__entry__help__data}
\input{d6/d08/structcos__help__data}
\input{d8/d67/structcstorm__eth__ag__context}
\input{d1/de5/structcstorm__eth__st__context}
\input{d9/d27/structcstorm__iscsi__ag__context}
\input{d8/dae/structcstorm__iscsi__st__context}
\input{da/dbc/structcstorm__queue__zone__data}
\input{d2/d53/structcstorm__toe__ag__context}
\input{d5/d39/structcstorm__toe__st__aligned__context}
\input{d2/ddd/structcstorm__toe__st__context}
\input{d5/d94/structcstorm__toe__stats}
\input{dd/dd0/structcstorm__vf__zone__data}
\input{dd/d1b/structdcbx__app__priority__entry}
\input{de/d62/structdcbx__app__priority__feature}
\input{d3/da4/structdcbx__ets__feature}
\input{d8/d5c/structdcbx__features}
\input{d7/d3b/structdcbx__pfc__feature}
\input{d5/dc9/structdmae__cmd}
\input{dc/ddf/structdoorbell}
\input{df/d9e/structdoorbell__hdr__t}
\input{d6/dad/structdoorbell__set__prod}
\input{db/d10/structdouble__regpair}
\input{d6/d56/structdrv__func__mb}
\input{d0/d30/uniondrv__info__to__mcp}
\input{d0/dd8/structdrv__port__mb}
\input{dc/df8/structdump__header}
\input{d9/d6a/structdynamic__hc__config}
\input{dd/d71/structdynamic__hc__sm__config}
\input{df/d4c/structe2__integ__data}
\input{da/ddb/unionecore__classification__ramrod__data}
\input{d1/d4b/structecore__config__rss__params}
\input{da/da8/structecore__credit__pool__obj}
\input{d0/d77/unionecore__exe__queue__cmd__data}
\input{d2/ded/structecore__exe__queue__obj}
\input{dd/d68/unionecore__exeq__comp__elem}
\input{d9/df9/structecore__exeq__elem}
\input{de/d2d/structecore__func__afex__update__params}
\input{d2/d2c/structecore__func__afex__viflists__params}
\input{d7/d68/structecore__func__hw__init__params}
\input{df/d1c/structecore__func__hw__reset__params}
\input{dc/d1b/structecore__func__set__timesync__params}
\input{da/d4c/structecore__func__sp__drv__ops}
\input{d4/d77/structecore__func__sp__obj}
\input{de/da4/structecore__func__start__params}
\input{db/d89/structecore__func__state__params}
\input{d7/d66/structecore__func__switch__update__params}
\input{db/de8/structecore__func__tx__start__params}
\input{d5/da0/structecore__general__setup__params}
\input{da/d5b/structecore__ilt}
\input{d1/db9/structecore__list__t}
\input{d0/d62/structecore__mac__ramrod__data}
\input{d2/d6a/unionecore__mcast__config__data}
\input{d0/d14/structecore__mcast__list__elem}
\input{d7/d7a/structecore__mcast__mac__elem}
\input{d9/de5/structecore__mcast__obj}
\input{df/d71/structecore__mcast__ramrod__params}
\input{d5/dc9/structecore__pending__mcast__cmd}
\input{d2/d75/unionecore__qable__obj}
\input{d9/d72/structecore__queue__cfc__del__params}
\input{d7/d32/structecore__queue__init__params}
\input{de/d16/structecore__queue__setup__params}
\input{d1/d36/structecore__queue__setup__tx__only__params}
\input{d2/da0/structecore__queue__sp__obj}
\input{da/da3/structecore__queue__state__params}
\input{db/d08/structecore__queue__terminate__params}
\input{d4/d2a/structecore__queue__update__params}
\input{d5/d1e/structecore__queue__update__tpa__params}
\input{d2/d87/structecore__raw__obj}
\input{d6/d15/structecore__rss__config__obj}
\input{de/d2f/structecore__rx__mode__obj}
\input{d1/d1a/structecore__rx__mode__ramrod__params}
\input{de/dff/structecore__rxq__setup__params}
\input{d5/df8/structecore__txq__setup__params}
\input{da/d57/structecore__viflist__params}
\input{de/d62/structecore__vlan__mac__data}
\input{d4/d32/structecore__vlan__mac__obj}
\input{de/dec/structecore__vlan__mac__ramrod__data}
\input{d3/dfc/structecore__vlan__mac__ramrod__params}
\input{d4/d9f/structecore__vlan__mac__registry__elem}
\input{dc/d93/structecore__vlan__ramrod__data}
\input{d8/d1d/structecore__vxlan__fltr__ramrod__data}
\input{de/da2/structeee__remote__vals}
\input{d3/d86/structelink__ets__bw__params}
\input{da/d34/structelink__ets__cos__params}
\input{da/d36/structelink__ets__params}
\input{d0/d3b/structelink__ets__sp__params}
\input{da/d74/structelink__nig__brb__pfc__port__params}
\input{de/db1/structelink__params}
\input{dc/d43/structelink__phy}
\input{df/d9f/structelink__reg__set}
\input{da/d23/structelink__vars}
\input{db/d38/structemac__stats}
\input{db/dca/structeth__classify__cmd__header}
\input{de/dfd/structeth__classify__header}
\input{de/d4f/structeth__classify__imac__vni__cmd}
\input{da/dac/structeth__classify__mac__cmd}
\input{de/db4/structeth__classify__pair__cmd}
\input{db/d7f/unioneth__classify__rule__cmd}
\input{d7/de5/structeth__classify__rules__ramrod__data}
\input{d5/dda/structeth__classify__vlan__cmd}
\input{d0/d0a/structeth__common__ramrod__data}
\input{d0/dea/structeth__context}
\input{de/d74/structeth__end__agg__rx__cqe}
\input{dd/d83/structeth__event__data}
\input{d4/dca/structeth__fast__path__rx__cqe}
\input{de/df5/structeth__filter__rules__cmd}
\input{d4/dd4/structeth__filter__rules__ramrod__data}
\input{d7/da4/structeth__general__rules__ramrod__data}
\input{df/d9c/structeth__halt__ramrod__data}
\input{da/d22/unioneth__mac__addr__or__tunnel__data}
\input{d7/d33/structeth__mac__addresses}
\input{d3/d36/structeth__multicast__rules__cmd}
\input{dd/dbc/structeth__multicast__rules__ramrod__data}
\input{dc/d11/unioneth__ramrod__data}
\input{d1/dcb/structeth__rss__update__ramrod__data}
\input{d3/daf/structeth__rx__bd}
\input{d9/dde/structeth__rx__bd__next__page}
\input{d1/de6/unioneth__rx__cqe}
\input{d7/dfd/structeth__rx__cqe__next__page}
\input{da/da6/structeth__rx__sge}
\input{da/dea/unioneth__sgl__or__raw__data}
\input{d7/d5f/structeth__spe}
\input{d5/d45/unioneth__specific__data}
\input{d4/d0b/structeth__stats__info}
\input{dc/df9/structeth__tunnel__data}
\input{d8/dc1/structeth__tx__bd}
\input{d1/d3e/structeth__tx__bd__flags}
\input{dd/dee/unioneth__tx__bd__types}
\input{d2/d96/structeth__tx__bds__array}
\input{d5/d0f/structeth__tx__doorbell}
\input{dc/d0a/structeth__tx__next__bd}
\input{d2/de0/structeth__tx__parse__2nd__bd}
\input{d0/dfe/structeth__tx__parse__bd__e1x}
\input{df/d8b/structeth__tx__parse__bd__e2}
\input{d3/d22/structeth__tx__start__bd}
\input{d4/d49/unionevent__data}
\input{da/dde/structevent__ring__data}
\input{de/dd4/unionevent__ring__elem}
\input{dc/dab/structevent__ring__msg}
\input{d3/d08/structevent__ring__next}
\input{d6/d72/structextended__dev__info__shared__cfg}
\input{d8/d8f/structfairness__vars__per__port}
\input{dc/d86/structfairness__vars__per__vn}
\input{de/d44/structfcoe__abts__info}
\input{d1/d7b/structfcoe__abts__rsp__union}
\input{d4/dee/structfcoe__bd__ctx}
\input{d5/d1a/structfcoe__cached__sge__ctx}
\input{dd/dd9/structfcoe__cached__wqe}
\input{dd/d3d/structfcoe__capabilities}
\input{d3/d00/structfcoe__cleanup__info}
\input{db/db3/unionfcoe__comp__flow__info}
\input{dc/d07/structfcoe__conn__enable__disable__ramrod__params}
\input{d0/df0/structfcoe__conn__offload__ramrod__params}
\input{df/d4b/structfcoe__context}
\input{da/d18/structfcoe__ext__abts__info}
\input{d4/dd9/structfcoe__ext__cleanup__info}
\input{db/d96/structfcoe__ext__fw__tx__seq__ctx}
\input{d3/d00/structfcoe__ext__mul__sges__ctx}
\input{d4/d92/structfcoe__fc__frame}
\input{da/d34/structfcoe__fc__hdr}
\input{da/d7b/structfcoe__fcp__cmd__payload}
\input{da/d97/structfcoe__fcp__rsp__flags}
\input{d2/d19/structfcoe__fcp__rsp__payload}
\input{d7/d6a/structfcoe__fcp__rsp__union}
\input{db/dfa/structfcoe__fcp__xfr__rdy__payload}
\input{d5/d15/structfcoe__fw__tx__seq__ctx}
\input{d7/d35/unionfcoe__idx16__field__union}
\input{da/d22/structfcoe__idx16__fields}
\input{db/d88/structfcoe__init__ramrod__params}
\input{d6/dd0/structfcoe__kcqe}
\input{de/d5e/unionfcoe__kcqe__params}
\input{d1/d48/unionfcoe__kwqe}
\input{d7/d15/structfcoe__kwqe__conn__destroy}
\input{de/d72/structfcoe__kwqe__conn__enable__disable}
\input{da/de1/structfcoe__kwqe__conn__offload1}
\input{d6/dbe/structfcoe__kwqe__conn__offload2}
\input{db/d52/structfcoe__kwqe__conn__offload3}
\input{d1/df3/structfcoe__kwqe__conn__offload4}
\input{dd/de8/structfcoe__kwqe__destroy}
\input{db/d72/structfcoe__kwqe__header}
\input{d2/de3/structfcoe__kwqe__init1}
\input{de/d80/structfcoe__kwqe__init2}
\input{d7/d58/structfcoe__kwqe__init3}
\input{d4/d0d/structfcoe__kwqe__stat}
\input{da/de0/structfcoe__mp__rsp__union}
\input{d2/d52/structfcoe__mul__sges__ctx}
\input{df/d9b/structfcoe__read__flow__info}
\input{d7/d2a/structfcoe__rx__seq__ctx}
\input{dd/dc3/structfcoe__rx__stat__params__section0}
\input{df/d75/structfcoe__rx__stat__params__section1}
\input{dd/d6c/structfcoe__rx__stat__params__section2}
\input{dc/dc3/unionfcoe__rx__wr__union__ctx}
\input{de/d86/structfcoe__s__stat__ctx}
\input{d2/d50/unionfcoe__sgl__union__ctx}
\input{d2/d5e/structfcoe__sqe}
\input{d1/d29/structfcoe__stat__ramrod__params}
\input{d4/d09/structfcoe__statistics__params}
\input{dc/d34/structfcoe__stats__info}
\input{dc/d18/structfcoe__task__ctx__entry}
\input{d3/de1/structfcoe__tce__rx__only}
\input{da/dd4/structfcoe__tce__rx__wr__tx__rd}
\input{df/db3/structfcoe__tce__rx__wr__tx__rd__const}
\input{d8/d6f/structfcoe__tce__rx__wr__tx__rd__var}
\input{dc/da7/structfcoe__tce__tx__only}
\input{d7/d75/structfcoe__tce__tx__wr__rx__rd}
\input{d9/db7/structfcoe__tce__tx__wr__rx__rd__const}
\input{db/d5b/structfcoe__tx__stat__params}
\input{dd/d93/unionfcoe__tx__wr__rx__rd__union__ctx}
\input{d1/d86/structfcoe__u__tce__tx__wr__rx__rd}
\input{df/ddc/unionfcoe__u__tce__tx__wr__rx__rd__union}
\input{da/d38/unionfcoe__vlan__field__union}
\input{d6/d1b/structfcoe__vlan__fields}
\input{df/d66/unionfcoe__vlan__vif__field__union}
\input{d5/db3/structfcoe__xfrqe}
\input{df/d6c/structflow__control__configuration}
\input{de/dbc/structfunc__ext__cfg}
\input{d7/d44/structfunc__mf__cfg}
\input{d5/d32/structfunction__start__data}
\input{d5/ddc/structfunction__update__data}
\input{d9/dcd/structfunction__update__event__data}
\input{da/d00/structfw__flr__ack}
\input{d5/d35/structfw__flr__mb}
\input{dc/db3/structfw__version}
\input{da/de3/structglob__ncsi__oem__data}
\input{d0/d25/structhc__dynamic__drv__counter}
\input{d4/d53/structhc__dynamic__sb__drv__counters}
\input{de/d6a/structhc__index__data}
\input{df/d07/structhc__sb__data}
\input{d0/dac/structhc__sp__status__block}
\input{d2/d2d/structhc__sp__status__block__data}
\input{df/d7f/structhc__status__block__data__e1x}
\input{d7/d64/structhc__status__block__data__e2}
\input{d0/d02/structhc__status__block__e1x}
\input{d3/d9b/structhc__status__block__e2}
\input{db/d06/structhc__status__block__sm}
\input{d6/de5/structhost__func__stats}
\input{d6/dc5/structhost__hc__status__block__e1x}
\input{da/db4/structhost__hc__status__block__e2}
\input{d1/df8/structhost__port__stats}
\input{d2/d33/structhost__sp__status__block}
\input{d4/d31/structhw__context}
\input{d3/d73/structigu__ack__register}
\input{d4/d13/structigu__backward__compatible}
\input{d4/dde/unionigu__consprod__reg}
\input{d5/de5/structigu__ctrl__reg}
\input{dc/dd5/structigu__regular}
\input{dc/d48/structilt__client__info}
\input{d5/de0/structilt__line}
\input{d4/d39/unioninit__op}
\input{de/dba/structiro}
\input{de/d83/structiscsi__cmd__pdu__hdr__little__endian}
\input{df/d8d/structiscsi__conn__buf}
\input{d2/d5f/structiscsi__context}
\input{df/da3/structiscsi__cq__db}
\input{d0/d3a/structiscsi__cq__db__pnd__comp__itt__arr}
\input{d7/d3e/structiscsi__cq__db__prod__pnd__cmpltn__cnt}
\input{d0/d48/structiscsi__cq__db__prod__pnd__cmpltn__cnt__arr}
\input{d5/dde/structiscsi__cq__db__sqn__2__notify__arr}
\input{d5/d5a/structiscsi__data__pdu__hdr__little__endian}
\input{db/d2e/structiscsi__hq__bd}
\input{d0/d73/structiscsi__kcqe}
\input{da/d2b/unioniscsi__kcqe__params}
\input{d3/d9a/unioniscsi__kwqe}
\input{d6/d54/structiscsi__kwqe__conn__destroy}
\input{d9/df3/structiscsi__kwqe__conn__offload1}
\input{df/d5b/structiscsi__kwqe__conn__offload2}
\input{dc/d85/structiscsi__kwqe__conn__offload3}
\input{d5/d0b/structiscsi__kwqe__conn__update}
\input{dd/d82/structiscsi__kwqe__header}
\input{d0/ded/structiscsi__kwqe__init1}
\input{db/d05/structiscsi__kwqe__init2}
\input{d8/dc1/structiscsi__l2__ooo__data}
\input{dc/dc4/structiscsi__login__req__hdr__little__endian}
\input{d3/d1c/structiscsi__logout__req__hdr__little__endian}
\input{df/d46/structiscsi__nop__out__hdr__little__endian}
\input{da/d26/unioniscsi__pdu__headers__little__endian}
\input{d4/d4a/structiscsi__pte}
\input{de/d47/structiscsi__rq__db}
\input{dd/dc9/structiscsi__sq__db}
\input{dd/dbc/structiscsi__stats__info}
\input{d5/da3/structiscsi__task__context__entry}
\input{dc/dbf/structiscsi__task__context__entry__u}
\input{de/d01/structiscsi__task__context__entry__x}
\input{d5/d02/structiscsi__task__context__entry__xuc}
\input{d7/de8/structiscsi__task__context__entry__xuc__c__write__only}
\input{d0/d76/structiscsi__task__context__entry__xuc__u__write__only}
\input{d1/de5/structiscsi__task__context__entry__xuc__x__init__only}
\input{d3/d7f/structiscsi__task__context__entry__xuc__x__write__only}
\input{df/d65/structiscsi__task__context__entry__xuc__xu__write__both}
\input{d4/d20/structiscsi__task__context__r2t__table__entry}
\input{d5/d74/structiscsi__term__vars}
\input{d3/d70/structiscsi__text__req__hdr__little__endian}
\input{d2/d52/structiscsi__tmf__req__hdr__little__endian}
\input{d5/dbb/structiscsi__tx__doorbell}
\input{d1/d7c/structlicense__key}
\input{db/dcb/structlldp__admin__mib}
\input{da/daf/structlldp__dcbx__stat}
\input{dc/d72/structlldp__local__mib}
\input{d8/d88/structlldp__local__mib__ext}
\input{d2/d60/structlldp__params}
\input{dc/d09/structlldp__remote__mib}
\input{de/d27/structmac__addr}
\input{d6/d7a/structmac__configuration__cmd}
\input{d2/d7b/structmac__configuration__entry}
\input{d5/d06/structmac__configuration__hdr}
\input{d8/d7c/unionmac__stats}
\input{db/db0/structmac__stx}
\input{d1/d61/structmalicious__vf__event__data}
\input{de/df8/structmdump__driver__info}
\input{de/d11/structmf__cfg}
\input{d8/de4/structmgmtfw__state}
\input{d8/d93/structmstat__stats}
\input{d9/dc3/structnig__stats}
\input{d8/d42/structnon__trigger__vf__zone}
\input{d3/de9/structoem__i2c__data__t}
\input{d9/d9e/structop__arr__write}
\input{d5/da4/structop__delay}
\input{df/d0f/structop__if__mode}
\input{d6/da3/structop__if__phase}
\input{d8/db4/structop__read}
\input{db/d4f/structop__write}
\input{d4/dc4/structop__zero}
\input{d6/db3/structos__drv__ver}
\input{db/d0c/structparsing__flags}
\input{d8/d3f/structpbf__pN__buf__regs}
\input{d0/d84/structpbf__pN__cmd__regs}
\input{da/dfb/structpci__entity}
\input{d3/df2/structper__pf__stats}
\input{d0/d94/structper__port__stats}
\input{d4/ddc/structper__queue__stats}
\input{d6/df9/structpg__entry__help__data}
\input{d4/d9f/structpg__help__data}
\input{d2/d81/structport__feat__cfg}
\input{d5/d7e/structport__hw__cfg}
\input{db/d3d/structport__info}
\input{d7/dea/structport__mf__cfg}
\input{d1/dd8/structpram__fw__version}
\input{dd/d76/structpriority__cos}
\input{df/de8/structprotocol__common__spe}
\input{d3/dea/unionprotocol__common__specific__data}
\input{de/db5/structramrod__data}
\input{db/d85/structrate__shaping__counter}
\input{d7/d72/structrate__shaping__vars__per__port}
\input{d7/ded/structrate__shaping__vars__per__vn}
\input{d9/d17/structraw__op}
\input{d4/d80/structreg__addr}
\input{d5/d3f/structregpair__native__t}
\input{d0/d19/structregpair__t}
\input{d2/d44/structrings__db}
\input{d0/dfb/structrxq__pause__params}
\input{d6/d40/structsafc__struct__per__port}
\input{d2/d56/structsdm__op__gen}
\input{d8/dd0/structset__timesync__ramrod__data}
\input{de/de4/structshared__feat__cfg}
\input{d2/d39/structshared__hw__cfg}
\input{d2/d39/structshared__mf__cfg}
\input{d3/d4b/structshm__dev__info}
\input{db/d45/structshmem2__region}
\input{d5/dbf/structshmem__lfa}
\input{d7/d2e/structshmem__region}
\input{d1/d17/structslow__path__element}
\input{d0/d00/structspe__hdr__t}
\input{dc/d4d/structsrc__ent}
\input{db/de8/structstats__counter}
\input{d7/ddc/structstats__query__cmd__group}
\input{d8/dca/structstats__query__entry}
\input{d4/d22/structstats__query__header}
\input{d9/d59/structt__measure__pci__latency__ctrl}
\input{d4/d1a/structt__measure__pci__latency__data}
\input{d7/d23/structtimers__block__context}
\input{dc/d96/structtoe__adv__wnd__doorbell}
\input{d3/d6d/structtoe__context}
\input{dd/dea/structtoe__init__ramrod__data}
\input{d7/d7c/structtoe__initiate__offload__ramrod__data}
\input{da/d6e/structtoe__page__addr__bd}
\input{d4/db1/uniontoe__ramrod__data}
\input{d4/dc9/structtoe__rss__update__ramrod__data}
\input{d1/dce/structtoe__rx__bd}
\input{d0/d80/structtoe__rx__bds__doorbell}
\input{d7/db8/structtoe__rx__byte__doorbell}
\input{df/dbf/structtoe__rx__bytes__and__bds__doorbell}
\input{d5/d76/structtoe__rx__completion__ramrod__data}
\input{d4/d07/structtoe__rx__cqe}
\input{da/dda/uniontoe__rx__cqe__data__union}
\input{d2/dcb/structtoe__rx__cqe__in__order__params}
\input{db/d58/structtoe__rx__cqe__ooo__params}
\input{dd/d42/structtoe__rx__db__data}
\input{d6/db5/structtoe__rx__grq__bd}
\input{d1/d50/structtoe__rx__grq__doorbell}
\input{d7/dad/structtoe__spe}
\input{d3/d4a/uniontoe__spe__data}
\input{d3/d9d/structtoe__stats__query}
\input{d8/db9/structtoe__tx__bd}
\input{d3/df9/structtoe__tx__cqe}
\input{d6/d27/structtoe__tx__db__data}
\input{de/db0/structtoe__tx__doorbell}
\input{d1/df9/structtoe__update__ramrod__cached__params}
\input{df/df9/structtpa__update__ramrod__data}
\input{d4/d87/structtrigger__vf__zone}
\input{db/d25/structtstorm__eth__ag__context}
\input{da/d78/structtstorm__eth__approximate__match__multicast__filtering}
\input{d9/d6e/structtstorm__eth__function__common__config}
\input{de/dcd/structtstorm__eth__mac__filter__config}
\input{d2/dfe/structtstorm__eth__st__context}
\input{d7/db5/structtstorm__fcoe__ag__context}
\input{d2/dc4/structtstorm__fcoe__extra__ag__context__section}
\input{d5/dc0/structtstorm__fcoe__st__context}
\input{de/d61/structtstorm__iscsi__ag__context}
\input{de/db5/structtstorm__iscsi__st__context}
\input{de/d9d/structtstorm__iscsi__st__context__section}
\input{de/de6/structtstorm__iscsi__tcp__ag__context__section}
\input{d4/d9e/structtstorm__l5cm__tcp__flags}
\input{d5/dc6/structtstorm__per__pf__stats}
\input{dc/da3/structtstorm__per__port__stats}
\input{d9/dd2/structtstorm__per__queue__stats}
\input{d9/d8e/structtstorm__queue__zone__data}
\input{d9/d79/structtstorm__tcp__st__context__section}
\input{d4/dd0/structtstorm__tcp__tcp__ag__context__section}
\input{d6/daa/structtstorm__toe__ag__context}
\input{df/da7/structtstorm__toe__st__aligned__context}
\input{d4/d05/structtstorm__toe__st__context}
\input{d8/ddf/structtstorm__toe__st__context__section}
\input{d6/d0f/structtstorm__toe__stats}
\input{d1/d7d/structtstorm__toe__stats__section}
\input{d7/dbc/structtstorm__toe__tcp__ag__context__section}
\input{d5/dd9/structtstorm__vf__zone__data}
\input{d7/d14/structtx__queue__init__ramrod__data}
\input{dc/d4a/structustorm__eth__ag__context}
\input{d7/d7f/structustorm__eth__rx__producers}
\input{dc/d28/structustorm__eth__st__context}
\input{da/de4/structustorm__fcoe__ag__context}
\input{d0/d8b/structustorm__fcoe__cache__ctx}
\input{d0/dbd/structustorm__fcoe__data__place}
\input{d7/d8d/structustorm__fcoe__data__place__mng}
\input{de/df0/structustorm__fcoe__mng__ctx}
\input{d2/dad/structustorm__fcoe__params}
\input{d1/d46/structustorm__fcoe__st__context}
\input{d8/da9/structustorm__fcoe__tce}
\input{df/d59/structustorm__iscsi__ag__context}
\input{d2/d8c/structustorm__iscsi__cq__db}
\input{d9/d06/structustorm__iscsi__placement__db}
\input{d2/d32/structustorm__iscsi__r2tq__db}
\input{d3/d42/structustorm__iscsi__rq__db}
\input{d9/d90/structustorm__iscsi__st__context}
\input{d7/d7e/structustorm__per__queue__stats}
\input{dd/ddb/structustorm__queue__zone__data}
\input{d8/d6c/structustorm__toe__ag__context}
\input{da/d74/structustorm__toe__prefetched__bd}
\input{dd/d4f/structustorm__toe__prefetched__isle__bd}
\input{d9/dcc/structustorm__toe__ring__params}
\input{db/d83/structustorm__toe__rx__pause__data__e1h}
\input{d1/d70/structustorm__toe__st__aligned__context}
\input{d6/d52/structustorm__toe__st__context}
\input{d8/da1/structustorm__vf__zone__data}
\input{da/d70/structvf__flr__event__data}
\input{d7/d1f/structvf__pf__channel__data}
\input{d4/d0a/structvf__pf__channel__zone__data}
\input{da/dd2/structvf__pf__channel__zone__trigger}
\input{db/d17/structvf__pf__event__data}
\input{d0/d41/structvif__list__event__data}
\input{d3/dd4/structwreg__addr}
\input{d4/d5a/structxstorm__common__context__section}
\input{d1/df5/structxstorm__eth__ag__context}
\input{d2/d94/structxstorm__eth__context__section}
\input{d3/d24/structxstorm__eth__st__context}
\input{d9/d48/structxstorm__fcoe__ag__context}
\input{d6/d81/structxstorm__fcoe__context__flags}
\input{d9/dea/structxstorm__fcoe__context__flags__cont}
\input{dc/dbf/structxstorm__fcoe__context__section}
\input{d8/d92/structxstorm__fcoe__eth__context__section}
\input{d5/df8/structxstorm__fcoe__extra__ag__context__section}
\input{da/d79/structxstorm__fcoe__fcp__data}
\input{d2/df8/structxstorm__fcoe__st__context}
\input{d2/d0c/structxstorm__fcoe__tce}
\input{d0/d99/structxstorm__fcoe__vlan__conf}
\input{d1/d6a/unionxstorm__ip__context__section__types}
\input{d6/d24/structxstorm__ip__v4__context__section}
\input{d2/d3a/structxstorm__ip__v6__context__section}
\input{da/dbc/structxstorm__iscsi__ag__context}
\input{d4/d1b/structxstorm__iscsi__context__flags}
\input{d1/dc5/structxstorm__iscsi__context__section}
\input{d4/dcd/structxstorm__iscsi__st__context}
\input{d8/d28/structxstorm__padded__ip__v4__context__section}
\input{d9/de0/structxstorm__per__queue__stats}
\input{dd/def/structxstorm__queue__zone__data}
\input{d5/d97/structxstorm__tcp__context__section}
\input{d5/d82/structxstorm__tcp__tcp__ag__context__section}
\input{d8/dc8/structxstorm__toe__ag__context}
\input{d1/d5e/structxstorm__toe__context__section}
\input{dc/daa/structxstorm__toe__st__aligned__context}
\input{d5/dcf/structxstorm__toe__st__context}
\input{d5/d2f/structxstorm__toe__stats}
\input{d1/df3/structxstorm__toe__stats__section}
\input{de/de3/structxstorm__toe__tcp__ag__context__section}
\input{d4/d23/structxstorm__vf__zone__data}
\chapter{File Documentation}
\input{db/df8/57710__init__values_8c}
\input{db/df8/57710__init__values_8c_source}
\input{d4/d0f/57710__int__offsets_8h}
\input{d4/d0f/57710__int__offsets_8h_source}
\input{df/d71/57711__init__values_8c}
\input{df/d71/57711__init__values_8c_source}
\input{de/d5b/57711__int__offsets_8h}
\input{de/d5b/57711__int__offsets_8h_source}
\input{df/dfb/57712__init__values_8c}
\input{df/dfb/57712__init__values_8c_source}
\input{d2/d98/57712__int__offsets_8h}
\input{d2/d98/57712__int__offsets_8h_source}
\input{dd/d3c/bxe_8c}
\input{dd/d3c/bxe_8c_source}
\input{d0/d48/bxe_8h}
\input{d0/d48/bxe_8h_source}
\input{df/d4c/bxe__dcb_8h}
\input{df/d4c/bxe__dcb_8h_source}
\input{d0/d10/bxe__debug_8c}
\input{d0/d10/bxe__debug_8c_source}
\input{d0/d79/bxe__dump_8h}
\input{d0/d79/bxe__dump_8h_source}
\input{dc/dce/bxe__elink_8c}
\input{dc/dce/bxe__elink_8c_source}
\input{db/de3/bxe__elink_8h}
\input{db/de3/bxe__elink_8h_source}
\input{d1/de2/bxe__ioctl_8h}
\input{d1/de2/bxe__ioctl_8h_source}
\input{dc/d18/bxe__stats_8c}
\input{dc/d18/bxe__stats_8c_source}
\input{dc/d82/bxe__stats_8h}
\input{dc/d82/bxe__stats_8h_source}
\input{da/d4e/ecore__fw__defs_8h}
\input{da/d4e/ecore__fw__defs_8h_source}
\input{d4/da6/ecore__hsi_8h}
\input{d4/da6/ecore__hsi_8h_source}
\input{d8/df4/ecore__init_8h}
\input{d8/df4/ecore__init_8h_source}
\input{d3/df9/ecore__init__ops_8h}
\input{d3/df9/ecore__init__ops_8h_source}
\input{d2/d8a/ecore__mfw__req_8h}
\input{d2/d8a/ecore__mfw__req_8h_source}
\input{d2/def/ecore__reg_8h}
\input{d2/def/ecore__reg_8h_source}
\input{db/d8e/ecore__sp_8c}
\input{db/d8e/ecore__sp_8c_source}
\input{d7/d0e/ecore__sp_8h}
\input{d7/d0e/ecore__sp_8h_source}
\input{d7/d63/notreviewed_8dox}
%--- End generated contents ---
% Index
  \backmatter
  \newpage
  \phantomsection
  \clearemptydoublepage
  \addcontentsline{toc}{chapter}{\indexname}
  \printindex
% Required for some languages (in combination with latexdocumentpre from the header)
\end{document}
