\hypertarget{mlx5__ifc__fpga_8h_source}{}\doxysection{mlx5\+\_\+ifc\+\_\+fpga.\+h}
\label{mlx5__ifc__fpga_8h_source}\index{dev/mlx5/mlx5\_fpga/mlx5\_ifc\_fpga.h@{dev/mlx5/mlx5\_fpga/mlx5\_ifc\_fpga.h}}
\mbox{\hyperlink{mlx5__ifc__fpga_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00001}00001 \textcolor{comment}{/*-\/}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00002}00002 \textcolor{comment}{ * Copyright (c) 2017, Mellanox Technologies, Ltd.  All rights reserved.}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00003}00003 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00004}00004 \textcolor{comment}{ * This software is available to you under a choice of one of two}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00005}00005 \textcolor{comment}{ * licenses.  You may choose to be licensed under the terms of the GNU}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00006}00006 \textcolor{comment}{ * General Public License (GPL) Version 2, available from the file}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00007}00007 \textcolor{comment}{ * COPYING in the main directory of this source tree, or the}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00008}00008 \textcolor{comment}{ * OpenIB.org BSD license below:}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00010}00010 \textcolor{comment}{ *     Redistribution and use in source and binary forms, with or}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00011}00011 \textcolor{comment}{ *     without modification, are permitted provided that the following}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00012}00012 \textcolor{comment}{ *     conditions are met:}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00013}00013 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00014}00014 \textcolor{comment}{ *      -\/ Redistributions of source code must retain the above}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00015}00015 \textcolor{comment}{ *        copyright notice, this list of conditions and the following}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00016}00016 \textcolor{comment}{ *        disclaimer.}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00018}00018 \textcolor{comment}{ *      -\/ Redistributions in binary form must reproduce the above}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00019}00019 \textcolor{comment}{ *        copyright notice, this list of conditions and the following}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00020}00020 \textcolor{comment}{ *        disclaimer in the documentation and/or other materials}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00021}00021 \textcolor{comment}{ *        provided with the distribution.}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00022}00022 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00023}00023 \textcolor{comment}{ * THE SOFTWARE IS PROVIDED "{}AS IS"{}, WITHOUT WARRANTY OF ANY KIND,}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00024}00024 \textcolor{comment}{ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00025}00025 \textcolor{comment}{ * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00026}00026 \textcolor{comment}{ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00027}00027 \textcolor{comment}{ * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00028}00028 \textcolor{comment}{ * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00029}00029 \textcolor{comment}{ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00030}00030 \textcolor{comment}{ * SOFTWARE.}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00031}00031 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00032}00032 \textcolor{comment}{ * \$FreeBSD\$}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00033}00033 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00034}00034 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00035}00035 \textcolor{preprocessor}{\#ifndef MLX5\_IFC\_FPGA\_H}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00036}00036 \textcolor{preprocessor}{\#define MLX5\_IFC\_FPGA\_H}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00037}00037 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00038}00038 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00039}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a52864abcf6ebd8d120995b36fe6ce06ea1148bf44292ecba6f2793381b5e36eb8}{00039}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a52864abcf6ebd8d120995b36fe6ce06ea1148bf44292ecba6f2793381b5e36eb8}{MLX5\_FPGA\_CAP\_SANDBOX\_VENDOR\_ID\_MLNX}} = 0x2c9,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00040}00040 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00041}00041 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00042}00042 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00043}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa7408bc97676552704040d159f9d30534}{00043}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa7408bc97676552704040d159f9d30534}{MLX5\_FPGA\_CAP\_SANDBOX\_PRODUCT\_ID\_EXAMPLE}}  = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00044}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa818877d54ae8fc769a77a1d1bfe70245}{00044}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa818877d54ae8fc769a77a1d1bfe70245}{MLX5\_FPGA\_CAP\_SANDBOX\_PRODUCT\_ID\_IPSEC}}    = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00045}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa899725a79a3f09d05b9128b5a376b71e}{00045}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a4d29ca5db06e2ae647d1ec22548a9d2aa899725a79a3f09d05b9128b5a376b71e}{MLX5\_FPGA\_CAP\_SANDBOX\_PRODUCT\_ID\_TLS}}      = 0x3,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00046}00046 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00047}00047 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00048}00048 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00049}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a592aba11ab30da4dbf57e9736c8387a1a41bb4c0b1880142a25f5ac4832b6d068}{00049}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a592aba11ab30da4dbf57e9736c8387a1a41bb4c0b1880142a25f5ac4832b6d068}{MLX5\_FPGA\_SHELL\_CAPS\_QP\_TYPE\_SHELL\_QP}}    = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00050}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a592aba11ab30da4dbf57e9736c8387a1a779fb80178a35c40f81dcc5a2b3ad714}{00050}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a592aba11ab30da4dbf57e9736c8387a1a779fb80178a35c40f81dcc5a2b3ad714}{MLX5\_FPGA\_SHELL\_CAPS\_QP\_TYPE\_SANDBOX\_QP}}  = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00051}00051 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00052}00052 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00053}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits}{00053}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits}{mlx5\_ifc\_fpga\_shell\_caps\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00054}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aab9d43bc1b878a0b50da63cd69012f02}{00054}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aab9d43bc1b878a0b50da63cd69012f02}{max\_num\_qps}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00055}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a8f52d1b6b5b6766a56cb267af67a28dd}{00055}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a8f52d1b6b5b6766a56cb267af67a28dd}{reserved\_at\_10}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00056}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a608cac9f9e90751250b2ed6682e7f3ab}{00056}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a608cac9f9e90751250b2ed6682e7f3ab}{total\_rcv\_credits}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00057}00057 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00058}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ae117a27980b8187fb309ae1984139dc8}{00058}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ae117a27980b8187fb309ae1984139dc8}{reserved\_at\_20}}[0xe];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00059}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aec4900cdbf90359ceb572d9a2c22462e}{00059}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aec4900cdbf90359ceb572d9a2c22462e}{qp\_type}}[0x2];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00060}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aeb077a5db8ec15935de425940028b308}{00060}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aeb077a5db8ec15935de425940028b308}{reserved\_at\_30}}[0x5];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00061}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_af438097a5d19448cd190639c69bdab4b}{00061}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_af438097a5d19448cd190639c69bdab4b}{rae}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00062}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a803b48f7e59134f82b5cffbf88530f6d}{00062}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a803b48f7e59134f82b5cffbf88530f6d}{rwe}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00063}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aa0d3e6491717daf3ce9f1b4c903c9f3c}{00063}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_aa0d3e6491717daf3ce9f1b4c903c9f3c}{rre}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00064}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a8a0e9020244e2c8c5ebe11801ddab243}{00064}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a8a0e9020244e2c8c5ebe11801ddab243}{reserved\_at\_38}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00065}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a1229fec20bf046e25a2f6c9ceb86c27c}{00065}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a1229fec20bf046e25a2f6c9ceb86c27c}{dc}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00066}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a3cb25fb799cb63583e57f0bd3c92dc6a}{00066}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a3cb25fb799cb63583e57f0bd3c92dc6a}{ud}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00067}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac5a859ee499f462ddc6a8e3b80334760}{00067}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac5a859ee499f462ddc6a8e3b80334760}{uc}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00068}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac75a371775d4f4c534500b2020d564fb}{00068}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac75a371775d4f4c534500b2020d564fb}{rc}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00069}00069 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00070}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a333c0fe0c30c632eceda9e6566a38367}{00070}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a333c0fe0c30c632eceda9e6566a38367}{reserved\_at\_40}}[0x1a];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00071}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a44aaaf3a11547baac666fc9c620447a7}{00071}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a44aaaf3a11547baac666fc9c620447a7}{log\_ddr\_size}}[0x6];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00072}00072 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00073}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac6c08b535863db15ebabf663286d70a4}{00073}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_ac6c08b535863db15ebabf663286d70a4}{max\_fpga\_qp\_msg\_size}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00074}00074 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00075}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a5ffea28cd8bfe6f49bc899a03fdaa4e4}{00075}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits_a5ffea28cd8bfe6f49bc899a03fdaa4e4}{reserved\_at\_80}}[0x180];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00076}00076 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00077}00077 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00078}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits}{00078}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits}{mlx5\_ifc\_fpga\_cap\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00079}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aa8989c5f5de06400ce588c851c0306fe}{00079}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aa8989c5f5de06400ce588c851c0306fe}{fpga\_id}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00080}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ab82a171daada7746cbd2b325353ff98a}{00080}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ab82a171daada7746cbd2b325353ff98a}{fpga\_device}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00081}00081 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00082}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a371bae48de16adb105e892f468b520dc}{00082}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a371bae48de16adb105e892f468b520dc}{register\_file\_ver}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00083}00083 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00084}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a1c492e1519dd0311ec79b3ea7974015b}{00084}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a1c492e1519dd0311ec79b3ea7974015b}{fpga\_ctrl\_modify}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00085}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aa7997d74efd9295dc31dca1a5c2bec35}{00085}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aa7997d74efd9295dc31dca1a5c2bec35}{reserved\_at\_41}}[0x5];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00086}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ad48a221609c0cf0f84aed085a2d914d9}{00086}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ad48a221609c0cf0f84aed085a2d914d9}{access\_reg\_query\_mode}}[0x2];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00087}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af1e759dbf443d52b565ba7a6d57b4c39}{00087}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af1e759dbf443d52b565ba7a6d57b4c39}{reserved\_at\_48}}[0x6];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00088}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ad5201b502aba52fba15af0970a4f7e58}{00088}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ad5201b502aba52fba15af0970a4f7e58}{access\_reg\_modify\_mode}}[0x2];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00089}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a31fe69ef41bcb9485d7db1232b6b4e96}{00089}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a31fe69ef41bcb9485d7db1232b6b4e96}{reserved\_at\_50}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00090}00090 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00091}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a6eb469b7390bfb23d4ed712c4e1ec837}{00091}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a6eb469b7390bfb23d4ed712c4e1ec837}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00092}00092 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00093}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a90e76c1a3c49179650f50e79d20d5e3c}{00093}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a90e76c1a3c49179650f50e79d20d5e3c}{image\_version}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00094}00094 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00095}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a58b6c1a8fec2d97d5f593db0e716332e}{00095}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a58b6c1a8fec2d97d5f593db0e716332e}{image\_date}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00096}00096 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00097}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a20f936d5114d0f59cc6d018d71f0e58a}{00097}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a20f936d5114d0f59cc6d018d71f0e58a}{image\_time}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00098}00098 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00099}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_acb0ba82295e5ef82a08e2694e239ff13}{00099}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_acb0ba82295e5ef82a08e2694e239ff13}{shell\_version}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00100}00100 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00101}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a61ac1651eeb6025f3ed4434dcb2a6514}{00101}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a61ac1651eeb6025f3ed4434dcb2a6514}{reserved\_at\_100}}[0x80];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00102}00102 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00103}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aef73a1f3097611d890be90f3c883d190}{00103}}         \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__shell__caps__bits}{mlx5\_ifc\_fpga\_shell\_caps\_bits}} \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aef73a1f3097611d890be90f3c883d190}{shell\_caps}};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00104}00104 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00105}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a3e8af26b5973dee2d462756624a79a3b}{00105}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a3e8af26b5973dee2d462756624a79a3b}{reserved\_at\_380}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00106}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ab09848f70a03c455eb7e620a2fe9a249}{00106}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_ab09848f70a03c455eb7e620a2fe9a249}{ieee\_vendor\_id}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00107}00107 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00108}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aeaa7dd8f1881a6489fa3c61db626ad7b}{00108}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_aeaa7dd8f1881a6489fa3c61db626ad7b}{sandbox\_product\_version}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00109}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a69dc99182b0244ba35737e405f8d84ee}{00109}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a69dc99182b0244ba35737e405f8d84ee}{sandbox\_product\_id}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00110}00110 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00111}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a30be98faeb6c25f7c5790091f0c1acd7}{00111}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a30be98faeb6c25f7c5790091f0c1acd7}{sandbox\_basic\_caps}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00113}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a15afeadc7d0372ed2896f4c880bb7c51}{00113}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a15afeadc7d0372ed2896f4c880bb7c51}{reserved\_at\_3e0}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00114}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af6fa3d53942cd25c258d651ac425e83b}{00114}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af6fa3d53942cd25c258d651ac425e83b}{sandbox\_extended\_caps\_len}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00115}00115 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00116}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a74385315e9d95e23be4ec9e8f4a19791}{00116}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a74385315e9d95e23be4ec9e8f4a19791}{sandbox\_extended\_caps\_addr}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00117}00117 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00118}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a0e4f4529f0af6403d5275fba9e0267db}{00118}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a0e4f4529f0af6403d5275fba9e0267db}{fpga\_ddr\_start\_addr}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00119}00119 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00120}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af7ad916c6cdf99e9fefcf47bbab7545a}{00120}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af7ad916c6cdf99e9fefcf47bbab7545a}{fpga\_cr\_space\_start\_addr}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00122}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af9b115c99be83031fcb0c7184d5b2bbf}{00122}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_af9b115c99be83031fcb0c7184d5b2bbf}{fpga\_ddr\_size}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00123}00123 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00124}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a2b99b5f217837aa80d58cce54db96595}{00124}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a2b99b5f217837aa80d58cce54db96595}{fpga\_cr\_space\_size}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00125}00125 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00126}\mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a62cceea6a2ced771c6df2c64745fd48c}{00126}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__cap__bits_a62cceea6a2ced771c6df2c64745fd48c}{reserved\_at\_500}}[0x300];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00127}00127 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00129}00129 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00130}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a6d3735ca4e22b6f07414dea5f711d1eb}{00130}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a6d3735ca4e22b6f07414dea5f711d1eb}{MLX5\_FPGA\_CTRL\_OPERATION\_LOAD}}                = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00131}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a630c4b0786e2b1a5165edb8782a97c8f}{00131}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a630c4b0786e2b1a5165edb8782a97c8f}{MLX5\_FPGA\_CTRL\_OPERATION\_RESET}}               = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00132}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a776b2f7f1cc9f463de071c6e290f2baa}{00132}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a776b2f7f1cc9f463de071c6e290f2baa}{MLX5\_FPGA\_CTRL\_OPERATION\_FLASH\_SELECT}}        = 0x3,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00133}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a7825fc67041d9b907184fe5999371380}{00133}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a7825fc67041d9b907184fe5999371380}{MLX5\_FPGA\_CTRL\_OPERATION\_SANDBOX\_BYPASS\_ON}}   = 0x4,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00134}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748abd139c9a4aa00b85cca99594b9553e82}{00134}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748abd139c9a4aa00b85cca99594b9553e82}{MLX5\_FPGA\_CTRL\_OPERATION\_SANDBOX\_BYPASS\_OFF}}  = 0x5,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00135}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748af596b727f39e977817208937bfa442a4}{00135}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748af596b727f39e977817208937bfa442a4}{MLX5\_FPGA\_CTRL\_OPERATION\_RESET\_SANDBOX}}       = 0x6,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00136}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748aed7961256cb53e2a0d7d9dfb02aaedb0}{00136}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748aed7961256cb53e2a0d7d9dfb02aaedb0}{MLX5\_FPGA\_CTRL\_OPERATION\_DISCONNECT}}          = 0x9,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00137}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748afac2d25cdccd9916bc430de3e04caf86}{00137}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748afac2d25cdccd9916bc430de3e04caf86}{MLX5\_FPGA\_CTRL\_OPERATION\_CONNECT}}             = 0xA,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00138}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a72e92d75b90775fad68995b6568a221f}{00138}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aad1afd468cb4339144d0997ddcf04748a72e92d75b90775fad68995b6568a221f}{MLX5\_FPGA\_CTRL\_OPERATION\_RELOAD}}              = 0xB,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00139}00139 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00140}00140 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00141}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits}{00141}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits}{mlx5\_ifc\_fpga\_ctrl\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00142}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_a50a92472c5a4f28f983991c9cbccc0e8}{00142}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_a50a92472c5a4f28f983991c9cbccc0e8}{reserved\_at\_0}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00143}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_ab1abc22063f7231e7cd0ed4b9d8b2886}{00143}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_ab1abc22063f7231e7cd0ed4b9d8b2886}{operation}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00144}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aea0dddbc861dad87f0acc66d55424ebb}{00144}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aea0dddbc861dad87f0acc66d55424ebb}{reserved\_at\_10}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00145}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aa2912de4a0d853da1976baba461faca3}{00145}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aa2912de4a0d853da1976baba461faca3}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00146}00146 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00147}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_acbacefd06d060e068c87f8eee1094a8f}{00147}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_acbacefd06d060e068c87f8eee1094a8f}{reserved\_at\_20}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00148}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_a965c81d35a5511e238367fb698175581}{00148}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_a965c81d35a5511e238367fb698175581}{flash\_select\_admin}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00149}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_ae5f2398c7befdfe5b9cf140141758e17}{00149}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_ae5f2398c7befdfe5b9cf140141758e17}{reserved\_at\_30}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00150}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_adad8f36dacd606b5cf5543ae0f9d7e6a}{00150}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_adad8f36dacd606b5cf5543ae0f9d7e6a}{flash\_select\_oper}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00151}00151 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00152}\mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aabbe3c95ad3fd3dfa924578bd0cb253f}{00152}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__ctrl__bits_aabbe3c95ad3fd3dfa924578bd0cb253f}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00153}00153 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00154}00154 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00155}00155 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00156}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a244be7aea57ce4f7165b8cfec2cbd02f}{00156}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a244be7aea57ce4f7165b8cfec2cbd02f}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_CORRUPTED\_DDR}}        = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00157}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a79d5fb99dbe4a3aacfd96a14099df1d2}{00157}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a79d5fb99dbe4a3aacfd96a14099df1d2}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_FLASH\_TIMEOUT}}        = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00158}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5aef5516e0a8e526f8f6fd7e5295af0134}{00158}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5aef5516e0a8e526f8f6fd7e5295af0134}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_INTERNAL\_LINK\_ERROR}}  = 0x3,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00159}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a7cd6e9f498de17723459b761288aba7b}{00159}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a7cd6e9f498de17723459b761288aba7b}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_WATCHDOG\_FAILURE}}     = 0x4,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00160}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a586275d6c948ceb82cbc5c48808c1470}{00160}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a586275d6c948ceb82cbc5c48808c1470}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_I2C\_FAILURE}}          = 0x5,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00161}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a079068aa9bc6aae31a67bd325fdb30ef}{00161}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a079068aa9bc6aae31a67bd325fdb30ef}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_IMAGE\_CHANGED}}        = 0x6,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00162}\mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a2ed571e524c329b1b213783d4dc1ba05}{00162}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_abc3975f01f66a098a347a8262ff103e5a2ed571e524c329b1b213783d4dc1ba05}{MLX5\_FPGA\_ERROR\_EVENT\_SYNDROME\_TEMPERATURE\_CRITICAL}} = 0x7,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00163}00163 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00164}00164 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00165}\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits}{00165}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits}{mlx5\_ifc\_fpga\_error\_event\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00166}\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a4eaaf84beaffcdc403d6873620b931b5}{00166}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a4eaaf84beaffcdc403d6873620b931b5}{reserved\_at\_0}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00168}\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a94956f5afcc412ad7504324fd2f72966}{00168}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a94956f5afcc412ad7504324fd2f72966}{reserved\_at\_40}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00169}\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a1c76917f8d59474e552c79436b846072}{00169}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_a1c76917f8d59474e552c79436b846072}{syndrome}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00170}00170 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00171}\mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_ab51204bec204dfa17487b19bc4d1a64d}{00171}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__error__event__bits_ab51204bec204dfa17487b19bc4d1a64d}{reserved\_at\_60}}[0x80];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00172}00172 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00173}00173 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00174}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a34cb2a3f683c647504e211ac762c4015}{00174}} \textcolor{preprocessor}{\#define MLX5\_FPGA\_ACCESS\_REG\_SIZE\_MAX 64}}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00175}00175 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00176}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits}{00176}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits}{mlx5\_ifc\_fpga\_access\_reg\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00177}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_a77dc13af3a486f7bc0750e6d0ff466af}{00177}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_a77dc13af3a486f7bc0750e6d0ff466af}{reserved\_at\_0}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00178}00178 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00179}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_a2f9fbef31185b8650480dc763fd71f7c}{00179}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_a2f9fbef31185b8650480dc763fd71f7c}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00180}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_ab35bdb15c572f85cb2b39e5d914799b8}{00180}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_ab35bdb15c572f85cb2b39e5d914799b8}{size}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00181}00181 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00182}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_ae504adfbd542680bc9e642f936e26cc2}{00182}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_ae504adfbd542680bc9e642f936e26cc2}{address}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00183}00183 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00184}\mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_aae0978533dae1e9bc7fd9bf4fcd3c881}{00184}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__access__reg__bits_aae0978533dae1e9bc7fd9bf4fcd3c881}{data}}[0][0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00185}00185 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00186}00186 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00187}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5}{00187}} \textcolor{keyword}{enum} \mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5}{mlx5\_ifc\_fpga\_qp\_state}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00188}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5a3568e0131117a62b4774e102c878b556}{00188}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5a3568e0131117a62b4774e102c878b556}{MLX5\_FPGA\_QPC\_STATE\_INIT}}    = 0x0,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00189}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5a947e9f28f30867f89573911006fb96e3}{00189}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5a947e9f28f30867f89573911006fb96e3}{MLX5\_FPGA\_QPC\_STATE\_ACTIVE}}  = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00190}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5ad1ebc1ae39205b05f73c9c0677516186}{00190}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a0a7450a1bc555944d413c0b4375268c5ad1ebc1ae39205b05f73c9c0677516186}{MLX5\_FPGA\_QPC\_STATE\_ERROR}}   = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00191}00191 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00192}00192 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00193}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86}{00193}} \textcolor{keyword}{enum} \mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86}{mlx5\_ifc\_fpga\_qp\_type}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00194}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86a6ada2db13d57e5ecf2d98e32e74ec903}{00194}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86a6ada2db13d57e5ecf2d98e32e74ec903}{MLX5\_FPGA\_QPC\_QP\_TYPE\_SHELL\_QP}}    = 0x0,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00195}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86a3bb0d594693ba4ebc1cc95c4ebb4ff04}{00195}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a58f3b94a7634bd57550c109f15980f86a3bb0d594693ba4ebc1cc95c4ebb4ff04}{MLX5\_FPGA\_QPC\_QP\_TYPE\_SANDBOX\_QP}}  = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00196}00196 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00197}00197 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00198}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a4b8c34a63f5369ac3d1ad60cb4282f27}{00198}} \textcolor{keyword}{enum} \mbox{\hyperlink{mlx5__ifc__fpga_8h_a4b8c34a63f5369ac3d1ad60cb4282f27}{mlx5\_ifc\_fpga\_qp\_service\_type}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00199}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a4b8c34a63f5369ac3d1ad60cb4282f27a22390e7745f50db45494a4b8c9bdfbd9}{00199}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a4b8c34a63f5369ac3d1ad60cb4282f27a22390e7745f50db45494a4b8c9bdfbd9}{MLX5\_FPGA\_QPC\_ST\_RC}}  = 0x0,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00200}00200 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00201}00201 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00202}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{00202}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{mlx5\_ifc\_fpga\_qpc\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00203}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a3abdd55ccbb5b799876dace38bb8200c}{00203}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a3abdd55ccbb5b799876dace38bb8200c}{state}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00204}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a78e8b7092f5c07bfc181d868deb59d8c}{00204}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a78e8b7092f5c07bfc181d868deb59d8c}{reserved\_at\_4}}[0x1b];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00205}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a289a16e7423372662eed207165c4e810}{00205}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a289a16e7423372662eed207165c4e810}{qp\_type}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00206}00206 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00207}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9269dc2130cdd9d7bebef17811570ecf}{00207}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9269dc2130cdd9d7bebef17811570ecf}{reserved\_at\_20}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00208}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad67eea253568cf38859df5d03335a1f1}{00208}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad67eea253568cf38859df5d03335a1f1}{st}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00209}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a33cbde596a0fb6bc79d2e4b285a9a74f}{00209}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a33cbde596a0fb6bc79d2e4b285a9a74f}{reserved\_at\_28}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00210}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9725af9c7a25172cec009cca2d07f351}{00210}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9725af9c7a25172cec009cca2d07f351}{traffic\_class}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00211}00211 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00212}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a026c3e3962027563d2021285a3b582af}{00212}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a026c3e3962027563d2021285a3b582af}{ether\_type}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00213}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad982d8c1e9c9444c90c0a2bf80de4cb9}{00213}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad982d8c1e9c9444c90c0a2bf80de4cb9}{prio}}[0x3];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00214}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af1ebf151c283f26ecb4cee4a51e67083}{00214}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af1ebf151c283f26ecb4cee4a51e67083}{dei}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00215}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a62fb7335e4b1bbe16ccdd7e8026b0c87}{00215}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a62fb7335e4b1bbe16ccdd7e8026b0c87}{vid}}[0xc];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00216}00216 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00217}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a3534e2a6f74ec3d67cb1a905e177b1c2}{00217}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a3534e2a6f74ec3d67cb1a905e177b1c2}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00218}00218 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00219}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_acb38619b913c07f825638038b07933c8}{00219}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_acb38619b913c07f825638038b07933c8}{reserved\_at\_80}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00220}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a868ce49161f5a385b994c0e031fa3b44}{00220}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a868ce49161f5a385b994c0e031fa3b44}{next\_rcv\_psn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00221}00221 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00222}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9247e328a7615f71ab5e2024338102a1}{00222}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a9247e328a7615f71ab5e2024338102a1}{reserved\_at\_a0}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00223}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a68ec6f8e1b992ee5539ff7859c3f2792}{00223}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a68ec6f8e1b992ee5539ff7859c3f2792}{next\_send\_psn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00224}00224 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00225}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa122ddf8b59c017c56cc1a515099ac23}{00225}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa122ddf8b59c017c56cc1a515099ac23}{reserved\_at\_c0}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00226}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a18b8a2ee3ac366249e6b2dd93310f13e}{00226}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a18b8a2ee3ac366249e6b2dd93310f13e}{pkey}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00227}00227 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00228}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a7e4615d4c73b3b9495b8b952db065d7f}{00228}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a7e4615d4c73b3b9495b8b952db065d7f}{reserved\_at\_e0}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00229}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ae79aa2cf62bec21b991dc3ebc61ec97c}{00229}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ae79aa2cf62bec21b991dc3ebc61ec97c}{remote\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00230}00230 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00231}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a266774dee3df40bfc6dc0d4b716b751f}{00231}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a266774dee3df40bfc6dc0d4b716b751f}{reserved\_at\_100}}[0x15];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00232}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad6ea5653134cc34717e034966da4aaf9}{00232}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad6ea5653134cc34717e034966da4aaf9}{rnr\_retry}}[0x3];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00233}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a58476ddac644ff4ba0e81501cf1cd80e}{00233}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a58476ddac644ff4ba0e81501cf1cd80e}{reserved\_at\_118}}[0x5];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00234}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a528c4fb72ab42c73b2ac72b6b2f6791f}{00234}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a528c4fb72ab42c73b2ac72b6b2f6791f}{retry\_count}}[0x3];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00235}00235 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00236}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a1c32ba4ebb57000628f6335e12803399}{00236}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a1c32ba4ebb57000628f6335e12803399}{reserved\_at\_120}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00237}00237 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00238}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa2fd428c40c8a78ae8ac9ec6d6f85a47}{00238}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa2fd428c40c8a78ae8ac9ec6d6f85a47}{reserved\_at\_140}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00239}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_acb4d26a6a3d23546dc3676ebd814e8c6}{00239}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_acb4d26a6a3d23546dc3676ebd814e8c6}{remote\_mac\_47\_32}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00240}00240 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00241}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa6480501b3aa92eae5c5b84bfce88663}{00241}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_aa6480501b3aa92eae5c5b84bfce88663}{remote\_mac\_31\_0}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00242}00242 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00243}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a07e34ce82e58760417c0875f423b87d6}{00243}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a07e34ce82e58760417c0875f423b87d6}{remote\_ip}}[16][0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00244}00244 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00245}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a4338c06033a36955d32b669de99be537}{00245}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_a4338c06033a36955d32b669de99be537}{reserved\_at\_200}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00246}00246 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00247}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af411c5825b30179136c2986a878ac195}{00247}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af411c5825b30179136c2986a878ac195}{reserved\_at\_240}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00248}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad19dc3c0bbb9a40026518228e7bd1537}{00248}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_ad19dc3c0bbb9a40026518228e7bd1537}{fpga\_mac\_47\_32}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00249}00249 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00250}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af05be4e3e98f43ab277eb13fe4303ab6}{00250}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af05be4e3e98f43ab277eb13fe4303ab6}{fpga\_mac\_31\_0}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00251}00251 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00252}\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af6e2b685fdff6c18cfb0668a217f1e0d}{00252}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits_af6e2b685fdff6c18cfb0668a217f1e0d}{fpga\_ip}}[16][0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00253}00253 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00254}00254 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00255}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits}{00255}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits}{mlx5\_ifc\_fpga\_create\_qp\_in\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00256}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a2fea4e7ed308f2e38db7536a4735d9cf}{00256}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a2fea4e7ed308f2e38db7536a4735d9cf}{opcode}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00257}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a1a7713db5192568c2d3cb567f76a2407}{00257}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a1a7713db5192568c2d3cb567f76a2407}{reserved\_at\_10}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00258}00258 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00259}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a1310ee7f1b4492d56741d49258b8f0eb}{00259}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a1310ee7f1b4492d56741d49258b8f0eb}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00260}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a7f05825f40517a9178d4198bf16070be}{00260}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_a7f05825f40517a9178d4198bf16070be}{op\_mod}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00261}00261 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00262}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_af45bacea9214251f0157801c852f4e85}{00262}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_af45bacea9214251f0157801c852f4e85}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00263}00263 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00264}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_aa1eebb4ce4fc7d1a55f55a99037ed3eb}{00264}}         \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{mlx5\_ifc\_fpga\_qpc\_bits}} \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__in__bits_aa1eebb4ce4fc7d1a55f55a99037ed3eb}{fpga\_qpc}};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00265}00265 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00266}00266 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00267}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits}{00267}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits}{mlx5\_ifc\_fpga\_create\_qp\_out\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00268}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_aca7e89e3da82960c99124fe0dc6d0fa8}{00268}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_aca7e89e3da82960c99124fe0dc6d0fa8}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00269}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_af5ab4ecffe51c7b002752bb0ec0f9483}{00269}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_af5ab4ecffe51c7b002752bb0ec0f9483}{reserved\_at\_8}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00270}00270 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00271}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_aa792cdc7728f96934c53b53d65eb59f9}{00271}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_aa792cdc7728f96934c53b53d65eb59f9}{syndrome}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00272}00272 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00273}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_adc53077bdbe43a7b395f3bd6b12482a2}{00273}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_adc53077bdbe43a7b395f3bd6b12482a2}{reserved\_at\_40}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00274}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ac3af0b07ebdb1684c1a206b6da26fbce}{00274}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ac3af0b07ebdb1684c1a206b6da26fbce}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00275}00275 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00276}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ab9b016361e27cc7526b93d7bca64496c}{00276}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ab9b016361e27cc7526b93d7bca64496c}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00277}00277 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00278}\mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ae941a5d5d76756df7cd4467f8c9bfb1f}{00278}}         \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{mlx5\_ifc\_fpga\_qpc\_bits}} \mbox{\hyperlink{structmlx5__ifc__fpga__create__qp__out__bits_ae941a5d5d76756df7cd4467f8c9bfb1f}{fpga\_qpc}};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00279}00279 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00280}00280 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00281}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits}{00281}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits}{mlx5\_ifc\_fpga\_modify\_qp\_in\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00282}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_aeb809327fd5e924954a0ded3ff11f499}{00282}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_aeb809327fd5e924954a0ded3ff11f499}{opcode}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00283}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a3a6693f9eb382cfa97344389c6743800}{00283}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a3a6693f9eb382cfa97344389c6743800}{reserved\_at\_10}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00284}00284 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00285}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a85b71e91c196d01e022335ada9449898}{00285}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a85b71e91c196d01e022335ada9449898}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00286}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a7b0f1f84d4ad0f8eb91299710e601fd9}{00286}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a7b0f1f84d4ad0f8eb91299710e601fd9}{op\_mod}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00287}00287 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00288}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_aab89182d2a4c4639e665631fde46aeb1}{00288}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_aab89182d2a4c4639e665631fde46aeb1}{reserved\_at\_40}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00289}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a7707d13f45d6380cd01aa0e308943e19}{00289}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_a7707d13f45d6380cd01aa0e308943e19}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00290}00290 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00291}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_acddb696904b73662d5b3c2c115e4ae65}{00291}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_acddb696904b73662d5b3c2c115e4ae65}{field\_select}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00292}00292 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00293}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_af4d9c1dfe5de01304cffc279b5ae50ba}{00293}}         \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{mlx5\_ifc\_fpga\_qpc\_bits}} \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__in__bits_af4d9c1dfe5de01304cffc279b5ae50ba}{fpga\_qpc}};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00294}00294 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00295}00295 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00296}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits}{00296}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits}{mlx5\_ifc\_fpga\_modify\_qp\_out\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00297}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a76be06f6c60e299adddf3d4ee15f7cdb}{00297}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a76be06f6c60e299adddf3d4ee15f7cdb}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00298}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a8457345d3eb20379081dc80176e00293}{00298}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a8457345d3eb20379081dc80176e00293}{reserved\_at\_8}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00299}00299 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00300}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a94cb7e8caacc6fcd2b48ee1a0a6f5e54}{00300}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_a94cb7e8caacc6fcd2b48ee1a0a6f5e54}{syndrome}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00301}00301 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00302}\mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_acf39c7d6fcf99d23c5803d961f548c76}{00302}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__modify__qp__out__bits_acf39c7d6fcf99d23c5803d961f548c76}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00303}00303 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00304}00304 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00305}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits}{00305}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits}{mlx5\_ifc\_fpga\_query\_qp\_in\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00306}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_aa1618ee9ef71a3cd79ec72f6a3d9d2d3}{00306}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_aa1618ee9ef71a3cd79ec72f6a3d9d2d3}{opcode}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00307}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a97aee33cb53429d188f94e057247aed7}{00307}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a97aee33cb53429d188f94e057247aed7}{reserved\_at\_10}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00308}00308 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00309}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a1f9cb94112981ae3a044bde772a25a97}{00309}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a1f9cb94112981ae3a044bde772a25a97}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00310}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ac6ddb72ae3d19c4a88446e9ae602f8e5}{00310}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ac6ddb72ae3d19c4a88446e9ae602f8e5}{op\_mod}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00311}00311 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00312}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ad50d1101b85f746d9a5d9eaf65e20399}{00312}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ad50d1101b85f746d9a5d9eaf65e20399}{reserved\_at\_40}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00313}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ac1a2542bcf11185a6ae4bedf60170cdd}{00313}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_ac1a2542bcf11185a6ae4bedf60170cdd}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00314}00314 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00315}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a5c8c76b4aebec8e0f34a5ef50ee4a851}{00315}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__in__bits_a5c8c76b4aebec8e0f34a5ef50ee4a851}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00316}00316 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00317}00317 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00318}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits}{00318}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits}{mlx5\_ifc\_fpga\_query\_qp\_out\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00319}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a7be27adb2cefc4620ef76c7dca08165b}{00319}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a7be27adb2cefc4620ef76c7dca08165b}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00320}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a97164d94b269eceefa71e7a5328deab9}{00320}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a97164d94b269eceefa71e7a5328deab9}{reserved\_at\_8}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00321}00321 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00322}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a8ea7f4804f1fa30bd90c0287633a834c}{00322}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a8ea7f4804f1fa30bd90c0287633a834c}{syndrome}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00323}00323 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00324}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a72239b6c7dd32b039e37780d304301a2}{00324}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a72239b6c7dd32b039e37780d304301a2}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00325}00325 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00326}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a08b2a6922459dc49a0d0b34205dfb897}{00326}}         \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qpc__bits}{mlx5\_ifc\_fpga\_qpc\_bits}} \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__out__bits_a08b2a6922459dc49a0d0b34205dfb897}{fpga\_qpc}};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00327}00327 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00328}00328 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00329}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits}{00329}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits}{mlx5\_ifc\_fpga\_query\_qp\_counters\_in\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00330}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a35fbef98ace0a1e61bbe6bde10c768df}{00330}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a35fbef98ace0a1e61bbe6bde10c768df}{opcode}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00331}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_acecd8636a5e4057496f06f5f339c8faa}{00331}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_acecd8636a5e4057496f06f5f339c8faa}{reserved\_at\_10}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00332}00332 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00333}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a77905171c74a3dae6228b8fc50ac96c8}{00333}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a77905171c74a3dae6228b8fc50ac96c8}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00334}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a7d4ba219c4c6f46106dcbb003fa6c7d6}{00334}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a7d4ba219c4c6f46106dcbb003fa6c7d6}{op\_mod}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00335}00335 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00336}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_aa8fd427eb3ea8789f1a0a6996b5d05db}{00336}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_aa8fd427eb3ea8789f1a0a6996b5d05db}{clear}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00337}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a8142d50068d143323f815dd26e29e789}{00337}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a8142d50068d143323f815dd26e29e789}{reserved\_at\_41}}[0x7];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00338}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_ada0e23d12ea5d40fcd0e1e40f19c1906}{00338}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_ada0e23d12ea5d40fcd0e1e40f19c1906}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00339}00339 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00340}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a5080451e247c20e95e1e0037bfa43ee2}{00340}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__in__bits_a5080451e247c20e95e1e0037bfa43ee2}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00341}00341 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00342}00342 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00343}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits}{00343}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits}{mlx5\_ifc\_fpga\_query\_qp\_counters\_out\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00344}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a320ce84fe9d4ea98463d8683d911e574}{00344}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a320ce84fe9d4ea98463d8683d911e574}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00345}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a7812e31743b7fde2c6bf5c62c52dc701}{00345}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a7812e31743b7fde2c6bf5c62c52dc701}{reserved\_at\_8}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00346}00346 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00347}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_ab9ee6be90f0be1259a0968b640c998aa}{00347}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_ab9ee6be90f0be1259a0968b640c998aa}{syndrome}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00348}00348 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00349}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a9f7d49265caee33dd6b5b29d0f533391}{00349}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a9f7d49265caee33dd6b5b29d0f533391}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00350}00350 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00351}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_abcea2e9e3f89646c2a79c85d5056050a}{00351}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_abcea2e9e3f89646c2a79c85d5056050a}{rx\_ack\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00352}00352 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00353}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a0ba466bb8fd93397b0e3eb00611f4d88}{00353}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a0ba466bb8fd93397b0e3eb00611f4d88}{rx\_send\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00354}00354 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00355}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a56e8f38263cfc595dd522baf3d41d8d3}{00355}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a56e8f38263cfc595dd522baf3d41d8d3}{tx\_ack\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00356}00356 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00357}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a3e9fb1a82f4fa3bada9c7d16ddbf322c}{00357}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a3e9fb1a82f4fa3bada9c7d16ddbf322c}{tx\_send\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00358}00358 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00359}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_aef3e38a039fb3bb80e7e627e7e49db2e}{00359}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_aef3e38a039fb3bb80e7e627e7e49db2e}{rx\_total\_drop}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00360}00360 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00361}\mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a3177bc9450bc87d2f41281793a296760}{00361}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__query__qp__counters__out__bits_a3177bc9450bc87d2f41281793a296760}{reserved\_at\_1c0}}[0x1c0];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00362}00362 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00363}00363 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00364}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits}{00364}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits}{mlx5\_ifc\_fpga\_destroy\_qp\_in\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00365}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a8a4fedc70cd50988e2c12d1b3e70e728}{00365}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a8a4fedc70cd50988e2c12d1b3e70e728}{opcode}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00366}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_aa5d857436ae85e6ef9fb381355f422eb}{00366}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_aa5d857436ae85e6ef9fb381355f422eb}{reserved\_at\_10}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00367}00367 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00368}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a2c0a8eaf67982bbcf1a8b01d8b440d3f}{00368}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a2c0a8eaf67982bbcf1a8b01d8b440d3f}{reserved\_at\_20}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00369}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a80a6b159d62191d4c3e1280b81f5e8ce}{00369}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a80a6b159d62191d4c3e1280b81f5e8ce}{op\_mod}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00370}00370 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00371}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a670433034d2edf822385431fe9130ba6}{00371}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_a670433034d2edf822385431fe9130ba6}{reserved\_at\_40}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00372}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_ab1272fcfc4841478c16fa0031cb2290c}{00372}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_ab1272fcfc4841478c16fa0031cb2290c}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00373}00373 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00374}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_ae0b724c5f636534703fd5201bc692d54}{00374}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__in__bits_ae0b724c5f636534703fd5201bc692d54}{reserved\_at\_60}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00375}00375 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00376}00376 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00377}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits}{00377}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits}{mlx5\_ifc\_fpga\_destroy\_qp\_out\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00378}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_a7624125e319ffae8472885a911444e3a}{00378}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_a7624125e319ffae8472885a911444e3a}{status}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00379}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_ad0626fa53829cf39e9124ad1a7c7922e}{00379}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_ad0626fa53829cf39e9124ad1a7c7922e}{reserved\_at\_8}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00380}00380 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00381}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_adbfe94fb8512beaa871190154f007754}{00381}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_adbfe94fb8512beaa871190154f007754}{syndrome}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00382}00382 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00383}\mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_abb43be19b378a4c16946917bcce2e525}{00383}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__destroy__qp__out__bits_abb43be19b378a4c16946917bcce2e525}{reserved\_at\_40}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00384}00384 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00385}00385 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00386}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits}{00386}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits}{mlx5\_ifc\_ipsec\_extended\_cap\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00387}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a534270f28d46d34a3e4ac05975b6a343}{00387}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a534270f28d46d34a3e4ac05975b6a343}{encapsulation}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00388}00388 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00389}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a842d35d95794fb79a4dd4fe99febcf3c}{00389}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a842d35d95794fb79a4dd4fe99febcf3c}{reserved\_0}}[0x15];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00390}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_af23a4edba65e7aaf05e313a538989aea}{00390}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_af23a4edba65e7aaf05e313a538989aea}{ipv4\_fragment}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00391}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_acc5f992f4e1174742a0af87a9b69c5d2}{00391}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_acc5f992f4e1174742a0af87a9b69c5d2}{ipv6}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00392}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_aaf94f217b6ed00fe2b7dcb002b1c9224}{00392}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_aaf94f217b6ed00fe2b7dcb002b1c9224}{esn}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00393}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3c89068f5ff9db4db4492bfec760c91c}{00393}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3c89068f5ff9db4db4492bfec760c91c}{lso}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00394}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3eeb089578c5ac630c880eaaa45e47f7}{00394}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3eeb089578c5ac630c880eaaa45e47f7}{transport\_and\_tunnel\_mode}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00395}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_adb2f989b9f5d95e2ebc7b3ba93a998b4}{00395}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_adb2f989b9f5d95e2ebc7b3ba93a998b4}{tunnel\_mode}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00396}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a0a137dc408e3381f12b298d0f2089a64}{00396}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a0a137dc408e3381f12b298d0f2089a64}{transport\_mode}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00397}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_abb9cd4690c02d3e9fdecd3746b181524}{00397}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_abb9cd4690c02d3e9fdecd3746b181524}{ah\_esp}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00398}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a04f4c6dad70e490b6e7e16ddf0657984}{00398}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a04f4c6dad70e490b6e7e16ddf0657984}{esp}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00399}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a6fd53622ca13bb66d2658ae9b0a9dac8}{00399}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a6fd53622ca13bb66d2658ae9b0a9dac8}{ah}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00400}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a2996337329095fa0dc6b24c6184a18d7}{00400}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a2996337329095fa0dc6b24c6184a18d7}{ipv4\_options}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00401}00401 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00402}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a71c7e33f5a997a12672372d9e7cd9b56}{00402}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a71c7e33f5a997a12672372d9e7cd9b56}{auth\_alg}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00403}00403 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00404}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_afbfa8ecd8d4d8eba641471e8b3cb557d}{00404}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_afbfa8ecd8d4d8eba641471e8b3cb557d}{enc\_alg}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00405}00405 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00406}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_ac42e323df28321192f1f96d4f39a18f3}{00406}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_ac42e323df28321192f1f96d4f39a18f3}{sa\_cap}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00407}00407 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00408}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a87879a0488800062f930500291f7fa31}{00408}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a87879a0488800062f930500291f7fa31}{reserved\_1}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00409}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3ca823f7b92a4b31cdbd157946394263}{00409}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_a3ca823f7b92a4b31cdbd157946394263}{number\_of\_ipsec\_counters}}[0x10];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00410}00410 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00411}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_ae616234b7db2bf6eac0ef4ed413c7039}{00411}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_ae616234b7db2bf6eac0ef4ed413c7039}{ipsec\_counters\_addr\_low}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00412}\mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_acae23eceba78bad8facf58541a7f1a4e}{00412}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__extended__cap__bits_acae23eceba78bad8facf58541a7f1a4e}{ipsec\_counters\_addr\_high}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00413}00413 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00414}00414 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00415}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits}{00415}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits}{mlx5\_ifc\_ipsec\_counters\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00416}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a36276c042d234883b7ea0a0ddd3e3545}{00416}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a36276c042d234883b7ea0a0ddd3e3545}{dec\_in\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00417}00417 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00418}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6d567acd7f39a4bcb525abf21cd09728}{00418}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6d567acd7f39a4bcb525abf21cd09728}{dec\_out\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00419}00419 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00420}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a63b040e28f1d73941573c3cfe85c6373}{00420}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a63b040e28f1d73941573c3cfe85c6373}{dec\_bypass\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00421}00421 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00422}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a612d94916efafe773c77c8eb4f91c414}{00422}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a612d94916efafe773c77c8eb4f91c414}{enc\_in\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00423}00423 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00424}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a31c8e8a72bb3a8d0b9c9b67b6c159a2f}{00424}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a31c8e8a72bb3a8d0b9c9b67b6c159a2f}{enc\_out\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00425}00425 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00426}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6e7ad498595a84e9a06a24e40412f895}{00426}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6e7ad498595a84e9a06a24e40412f895}{enc\_bypass\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00427}00427 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00428}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6604c87d1338833bffdb4605b40c5a67}{00428}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6604c87d1338833bffdb4605b40c5a67}{drop\_dec\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00429}00429 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00430}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_ae0c4e0d1250dd3f29a30d4fdf604f71b}{00430}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_ae0c4e0d1250dd3f29a30d4fdf604f71b}{failed\_auth\_dec\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00431}00431 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00432}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a1a2c47e8d005ff9a0d8cea48ce9fbf75}{00432}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a1a2c47e8d005ff9a0d8cea48ce9fbf75}{drop\_enc\_packets}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00433}00433 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00434}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a642d9f7ad2738e1c5f198f2d60d94302}{00434}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a642d9f7ad2738e1c5f198f2d60d94302}{success\_add\_sa}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00435}00435 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00436}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a82c4d9aebe6946e3812e5a2840fc36f9}{00436}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a82c4d9aebe6946e3812e5a2840fc36f9}{fail\_add\_sa}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00437}00437 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00438}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6f40401f3ab9f4b89b77a96fff376620}{00438}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a6f40401f3ab9f4b89b77a96fff376620}{success\_delete\_sa}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00439}00439 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00440}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_abbd31b2025576beb6d5fec863f7920be}{00440}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_abbd31b2025576beb6d5fec863f7920be}{fail\_delete\_sa}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00441}00441 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00442}\mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a112ac4beb27f06abf1fe76af260aa2c1}{00442}}         u8         \mbox{\hyperlink{structmlx5__ifc__ipsec__counters__bits_a112ac4beb27f06abf1fe76af260aa2c1}{dropped\_cmd}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00443}00443 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00444}00444 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00445}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits}{00445}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits}{mlx5\_ifc\_fpga\_shell\_counters\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00446}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a73399b093f588e4df92fd31f362d2b02}{00446}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a73399b093f588e4df92fd31f362d2b02}{reserved\_0}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00447}00447 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00448}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_adcc34d4feec76fb2a701b67e73e69a3d}{00448}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_adcc34d4feec76fb2a701b67e73e69a3d}{clear}}[0x1];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00449}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a428df6c9aa4fee565f114a539de2d520}{00449}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a428df6c9aa4fee565f114a539de2d520}{reserved\_1}}[0x1f];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00450}00450 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00451}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a1983adbd10cb853a8156988981b46996}{00451}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a1983adbd10cb853a8156988981b46996}{reserved\_2}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00452}00452 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00453}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_aafb352098733d9bd5f88bb1b361f1fbe}{00453}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_aafb352098733d9bd5f88bb1b361f1fbe}{ddr\_read\_requests}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00454}00454 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00455}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a570bdefb0e0392406498b0bd0abbf028}{00455}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a570bdefb0e0392406498b0bd0abbf028}{ddr\_write\_requests}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00456}00456 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00457}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_ae030306e201e2f54c8a8286bfd254a98}{00457}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_ae030306e201e2f54c8a8286bfd254a98}{ddr\_read\_bytes}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00458}00458 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00459}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a9c5faeb2719000ed9974c8d9d2fe1a33}{00459}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_a9c5faeb2719000ed9974c8d9d2fe1a33}{ddr\_write\_bytes}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00460}00460 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00461}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_ab1f90406a44330a6b60f450733a928d5}{00461}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__counters__bits_ab1f90406a44330a6b60f450733a928d5}{reserved\_3}}[0x200];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00462}00462 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00463}00463 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00464}00464 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00465}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea8a2e4bd44a0dfba8d264b5e4cac4ac1f}{00465}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea8a2e4bd44a0dfba8d264b5e4cac4ac1f}{MLX5\_FPGA\_SHELL\_QP\_PACKET\_TYPE\_DDR\_READ}}            = 0x0,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00466}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea73371cf6a9ca46fbe072379d8be402b9}{00466}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea73371cf6a9ca46fbe072379d8be402b9}{MLX5\_FPGA\_SHELL\_QP\_PACKET\_TYPE\_DDR\_WRITE}}           = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00467}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea93f2bb2553028b86e2b7c672dbd01cd9}{00467}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea93f2bb2553028b86e2b7c672dbd01cd9}{MLX5\_FPGA\_SHELL\_QP\_PACKET\_TYPE\_DDR\_READ\_RESPONSE}}   = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00468}\mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea3d6d54f5cffaf74d153d9f202a90596a}{00468}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_a5e8ce9967db697e85d5528dafee6b8dea3d6d54f5cffaf74d153d9f202a90596a}{MLX5\_FPGA\_SHELL\_QP\_PACKET\_TYPE\_DDR\_WRITE\_RESPONSE}}  = 0x3,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00469}00469 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00470}00470 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00471}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits}{00471}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits}{mlx5\_ifc\_fpga\_shell\_qp\_packet\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00472}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a7d04769266fd329ec273ed31b6a6aa94}{00472}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a7d04769266fd329ec273ed31b6a6aa94}{version}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00473}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a4acc6013d4bfa63b9e6dc6132c3daa8e}{00473}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a4acc6013d4bfa63b9e6dc6132c3daa8e}{syndrome}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00474}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_ae2c12649e6c677cdc6b0811789c27762}{00474}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_ae2c12649e6c677cdc6b0811789c27762}{reserved\_at\_8}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00475}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a8e0d9f830386eeac1fb17e11c2ea4e3c}{00475}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a8e0d9f830386eeac1fb17e11c2ea4e3c}{type}}[0x4];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00476}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_afaedeb4f382d0b9fcbbb946f4d6fd2d4}{00476}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_afaedeb4f382d0b9fcbbb946f4d6fd2d4}{reserved\_at\_10}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00477}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_afa4781265b25fe0a59d77a8386f129ef}{00477}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_afa4781265b25fe0a59d77a8386f129ef}{tid}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00478}00478 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00479}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a03e97d55a01173efca99a3bf6acd65b4}{00479}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a03e97d55a01173efca99a3bf6acd65b4}{len}}[0x20];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00480}00480 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00481}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a9e028a381ad104d132e8f9564160a134}{00481}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_a9e028a381ad104d132e8f9564160a134}{address}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00482}00482 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00483}\mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_acc2a8716b833483fed9736e9a06e0cfd}{00483}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__shell__qp__packet__bits_acc2a8716b833483fed9736e9a06e0cfd}{data}}[0][0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00484}00484 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00485}00485 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00486}00486 \textcolor{keyword}{enum} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00487}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aaa91b962ffd8aca2f3c24e886a222419aab86bd93d5b8fb12a199401c7d03ef27}{00487}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aaa91b962ffd8aca2f3c24e886a222419aab86bd93d5b8fb12a199401c7d03ef27}{MLX5\_FPGA\_QP\_ERROR\_EVENT\_SYNDROME\_RETRY\_COUNTER\_EXPIRED}}  = 0x1,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00488}\mbox{\hyperlink{mlx5__ifc__fpga_8h_aaa91b962ffd8aca2f3c24e886a222419a4de7c7b538e72de955a76a8b53de8e65}{00488}}         \mbox{\hyperlink{mlx5__ifc__fpga_8h_aaa91b962ffd8aca2f3c24e886a222419a4de7c7b538e72de955a76a8b53de8e65}{MLX5\_FPGA\_QP\_ERROR\_EVENT\_SYNDROME\_RNR\_EXPIRED}}            = 0x2,}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00489}00489 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00490}00490 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00491}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits}{00491}} \textcolor{keyword}{struct }\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits}{mlx5\_ifc\_fpga\_qp\_error\_event\_bits}} \{}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00492}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_ada12076aaa794cecad6be59b18659faa}{00492}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_ada12076aaa794cecad6be59b18659faa}{reserved\_0}}[0x40];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00493}00493 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00494}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a2aa30f0cb09c8a2ed6e862592a520a45}{00494}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a2aa30f0cb09c8a2ed6e862592a520a45}{reserved\_1}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00495}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a512ea36afb2ef6dcc011a93596e2d542}{00495}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a512ea36afb2ef6dcc011a93596e2d542}{syndrome}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00496}00496 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00497}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_aa2157d61c542db777a83e48b85178713}{00497}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_aa2157d61c542db777a83e48b85178713}{reserved\_2}}[0x60];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00498}00498 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00499}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a604dd6b762c3a160e81cbd12f8df4186}{00499}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a604dd6b762c3a160e81cbd12f8df4186}{reserved\_3}}[0x8];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00500}\mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a2f6ea6765fb19954fe1b02b496d009f3}{00500}}         u8         \mbox{\hyperlink{structmlx5__ifc__fpga__qp__error__event__bits_a2f6ea6765fb19954fe1b02b496d009f3}{fpga\_qpn}}[0x18];}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00501}00501 \};}
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00502}00502 }
\DoxyCodeLine{\Hypertarget{mlx5__ifc__fpga_8h_source_l00503}00503 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* MLX5\_IFC\_FPGA\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
